TY  - JOUR
AU  - Eguzo, Chimezie
AU  - Scherer, Benedikt
AU  - Keßel, Daniel
AU  - Bekman, Ilja
AU  - Streun, Matthias
AU  - Schlösser, Mario
AU  - van Waasen, Stefan
TI  - On Automating FPGA Design Build Flow Using GitLab CI
JO  - IEEE embedded systems letters
VL  - 16
IS  - 2
SN  - 1943-0663
CY  - New York, NY
PB  - Inst. of Electrical and Electronics Engineers
M1  - FZJ-2023-04155
SP  - 227 - 230
PY  - 2024
AB  - Building and testing software for embedded systems can be challenging with an impact on delivery time, design reproducibility, and collaboration among project contributors. To accelerate project development, presented here is an automated build flow that utilizes Xilinx PetaLinux, and Field Programmable Gate Array (FPGA) hardware description and integrates with the GitLab Continuous Integration and Continuous Deployment (CI/CD) framework for embedded targets. This build flow automates the complete process of FPGA implementation, PetaLinux configuration, and cross-compilation of software essentials for the target system-on-chip (SoC). The system has been successfully deployed in cross-compiling the control and command toolset for the Positron Emission Tomography scanner (PhenoPET) and the implementation of the Message Queuing Telemetry Transport (MQTT) service on a Xilinx Zynq Ultrascale MPSoC. This approach can be easily adapted to other projects with specific requirements.
LB  - PUB:(DE-HGF)16
UR  - <Go to ISI:>//WOS:001236731600016
DO  - DOI:10.1109/LES.2023.3314148
UR  - https://juser.fz-juelich.de/record/1017495
ER  -