









Physics-based Modeling and Experimental Characterization of Endurance in Filamentary VCM ReRAM [1]

Nils Kopperberg¹, Stefan Wiefels², Karl Hofmann³, Jan Otterstedt³, Dirk J. Wouters¹, Rainer Waser^{1,2,4}, and Stephan Menzel²


¹ Institut für Werkstoffe der Elektrotechnik II (IWE2) & JARA-FIT, RWTH Aachen University, 52074 Aachen, Germany

² Peter-Grünberg-Institut 7 (PGI-7), Forschungszentrum Jülich GmbH, 52425 Jülich, Germany

³ Infineon Technologies AG, 85579 Neubiberg, Germany

⁴ Peter-Grünberg-Institut 10 (PGI-10), Forschungszentrum Jülich GmbH, 52425 Jülich, Germany

Motivation





Industrially fabricated test-chip:

- 16 Mbit VCM-type ReRAM
- BEOL integrated
- 1T1T configuration
- 28nm CMOS technology
- 2 Mbit (green block) cycled

Experimental Endurance characterization:

- Switching via program-verify algorithm [2]
- 500k switching cycles performed for 2 Mbit
- Great endurance cumulative HRS and LRS distributions are very stable
- Few ppm fail-bits in HRS at high cycle numbers (>250k)
- Single bits fail to RESET total number of fail-bits increases linearly






Selected traces of single bits:


- HRS (blue), LRS (red) over 1000 switching cycles
- a)/b): Reference bits with no observed failure
- c)-j): Bits with single fail events (c)) increasing to permanent failure during the 1000 cycles in j)
- Fail-bits can occur spontaneously or gradually
- Fail-bits are not permanent and can be recovered
- Fail-bits typically show high LRS current

Phenomenological Model

Simple explanation for the origin of the RESET failure:

- Transistor, line resistances, etc. summed up to periphery resistance
- Voltage divider
- $V_{\text{cell}} = V_{\text{tot}} \frac{R_{\text{cell}}}{R_{\text{cell}} + R_{\text{per}}}$
- External voltage constant
- Periphery resistance can vary from device to device
- Cell resistance varies from device to device and from cycle to cycle
- "Unlucky" combination of high periphery resistance and low cell resistance leads to too low voltage dropping over the cell
- RESET time strongly dependent on the cell voltage [3]






1D KMC Simulation Model

Simulation of huge statistics: Adaption of KMC methods to compact model:


- Based on JART VCM 1.0 model [4]
- Kirchhoff's law: $V_{\text{tot}} = V_{\text{Schottky}} + I \times \sum_{i} R_{i}$
- $R_{\text{disc,plug}} = \frac{l_{\text{disc,plug}}}{A \times Z_{\text{Vo}} \times eN_{\text{disc,plug}} \mu_{\text{no}}} \exp(\frac{\Delta E_{\text{ac}}}{k_{\text{B}}T})$
- $T = (V_{\text{disc}} + V_{\text{plug}}) \times I \times R_{\text{th,eff}} + T_0$
- Ion movement calculated via Mott-Gurney law and KMC methods [5]:
- $V_{\ddot{O}}$ jump from plug to disc or vice versa: $R^{f,r} = \nu_0 \times \exp\left(-\frac{\Delta W_A^{f,r}}{k_B T}\right)$
- Weighted, random process selection
- Time update: $t_{\text{jump}} = \frac{\ln(rand)}{R^f + R^r}$



Simulation Results


Simulation of RESET pulse:

- Modeling of LRS distribution with number of oxygen vacancies in the disc and plug, and periphery resistance as parameters with variability
- Normal RESET from LRS to HRS (dark blue)
- Increasing number of oxygen vacancies in the disc for initial LRS
- → Lower cell resistance
- → RESET failure occurs where cells are only partly (green) or not (red) switched to HRS



Deep investigation of fail-bits:

- Comparison of read current before and after RESET
- RESET failure correlates with initial LRS current: Cells with high LRS current are more prone to failure, cell with low LRS current switch faultless
- In the zoom-in, even cells with higher current after RESET can be found
- Deep look at properties of cells that did not switch to HRS during RESET
- Failure probability in dependence of the periphery resistance and the number of oxygen vacancies in the disc (correlated to cell resistance)
- Combination of high periphery resistance and low cell resistance leads to RESET failure
- Underlines predictions from simple phenomenological model



References

- [1] N. Kopperberg *et al.*, "Endurance of 2 Mbit Based BEOL Integrated ReRAM," in *IEEE Access*, vol. 10, pp. 122696-122705, 2022, doi:
- 10.1109/ACCESS.2022.3223657.[2] C. Peters *et al.*, "Reliability of 28nm embedded RRAM for consumer and
- embedded RRAM for consumer and industrial products," 2022 IEEE I nternational Memory Workshop (IMW), Dresden, Germany, 2022, pp. 1-3, doi: 10.1109/IMW52921.2022.9779300.
- [3] M. von Witzleben et al., "Intrinsic RESET speed limit of valence change memories," ACS Appl. Electron. Mater., vol. 3, no. 12, pp. 55635572, 2021, doi: 10.1021/acsaelm.1c00981.
- [4] C. La Torre *et al.*, "Compact Modelling of Resistive Switching Devices based on the Valence Change Mechanism," 2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Udine, Italy, 2019, pp. 1-4, doi: 10.1109/SISPAD.2019.8870538.
- [5] S. Menzel *et al.*, "Statistical modeling of electrochemical metallization memory cells," 2014 IEEE 6th International Memory Workshop (IMW), Taipei, Taiwan, 2014, pp. 1-4, doi: 10.1109/IMW.2014.6849360.