Home > Publications database > Design of Power Efficient Digital Low-Dropout Circuit for Quantum Computers > print

001     1021108
005     20250129092442.0
037 _ _ |a FZJ-2024-00562
041 _ _ |a English
100 1 _ |a Bhat, Swasthik Baje Shankarakrishna
|0 P:(DE-HGF)0
|b 0
|e First author
111 2 _ |a DPG Frühjahrstagung SKM
|c Dresden
|d 2023-03-26 - 2023-03-31
|w Germany
245 _ _ |a Design of Power Efficient Digital Low-Dropout Circuit for Quantum Computers
260 _ _ |c 2023
336 7 _ |a Conference Paper
|0 33
|2 EndNote
336 7 _ |a Other
|2 DataCite
336 7 _ |a INPROCEEDINGS
|2 BibTeX
336 7 _ |a conferenceObject
|2 DRIVER
336 7 _ |a LECTURE_SPEECH
|2 ORCID
336 7 _ |a Conference Presentation
|b conf
|m conf
|0 PUB:(DE-HGF)6
|s 1705323551_11854
|2 PUB:(DE-HGF)
|x After Call
502 _ _ |c Technische Universität Hamburg
520 _ _ |a Quantum computing is an approach to enable new computing paradigms with qubits as the computing elements that require individual tuning. A limitation in current setups is the number of controllable qubits. To scale the number of qubits, a close integration of control circuits close to the qubits in the cryogenic environment is required. However, to deal with these cryostats* minimal thermal power budget, ultra-low power dissipation is required, also for biasing circuits.This contribution presents the design and simulation results of a power-efficient digital low-dropout regulator developed with a commercial 22nm FDSOI technology. It is expected that the circuit will enable on-chip biasing for future quantum computers based on Cryogenic Electronics operating at 4 K. Unlike its Analog counterpart integrated Digital LDO is not prone to process and mismatches delivering high efficiency at the same time The circuit concept and the system model investigation performed via Matlab-Simulink will be showed, as well as the expected circuit performance.
536 _ _ |a 5223 - Quantum-Computer Control Systems and Cryoelectronics (POF4-522)
|0 G:(DE-HGF)POF4-5223
|c POF4-522
|f POF IV
|x 0
700 1 _ |a Cabrera Galicia, Alfonso Rafael
|0 P:(DE-Juel1)177765
|b 1
|e Corresponding author
|u fzj
700 1 _ |a Ashok, Arun
|0 P:(DE-Juel1)176328
|b 2
|u fzj
700 1 _ |a Vliex, Patrick
|0 P:(DE-Juel1)171680
|b 3
|u fzj
700 1 _ |a Zambanini, Andre
|0 P:(DE-Juel1)145837
|b 4
|u fzj
700 1 _ |a Grewing, Christian
|0 P:(DE-Juel1)159350
|b 5
|u fzj
700 1 _ |a van Waasen, Stefan
|0 P:(DE-Juel1)142562
|b 6
|u fzj
856 4 _ |u https://www.dpg-verhandlungen.de/year/2023/conference/skm/part/hl/session/50/contribution/11
909 C O |o oai:juser.fz-juelich.de:1021108
|p VDB
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 0
|6 P:(DE-HGF)0
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 1
|6 P:(DE-Juel1)177765
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 2
|6 P:(DE-Juel1)176328
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 3
|6 P:(DE-Juel1)171680
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 4
|6 P:(DE-Juel1)145837
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 5
|6 P:(DE-Juel1)159350
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 6
|6 P:(DE-Juel1)142562
913 1 _ |a DE-HGF
|b Key Technologies
|l Natural, Artificial and Cognitive Information Processing
|1 G:(DE-HGF)POF4-520
|0 G:(DE-HGF)POF4-522
|3 G:(DE-HGF)POF4
|2 G:(DE-HGF)POF4-500
|4 G:(DE-HGF)POF
|v Quantum Computing
|9 G:(DE-HGF)POF4-5223
|x 0
914 1 _ |y 2023
920 _ _ |l yes
920 1 _ |0 I:(DE-Juel1)ZEA-2-20090406
|k ZEA-2
|l Zentralinstitut für Elektronik
|x 0
980 _ _ |a conf
980 _ _ |a VDB
980 _ _ |a I:(DE-Juel1)ZEA-2-20090406
980 _ _ |a UNRESTRICTED
981 _ _ |a I:(DE-Juel1)PGI-4-20110106

LibraryCollectionCLSMajorCLSMinorLanguageAuthor
Marc 21