% IMPORTANT: The following is UTF-8 encoded.  This means that in the presence
% of non-ASCII characters, it will not work with BibTeX 0.99 or older.
% Instead, you should use an up-to-date BibTeX implementation like “bibtex8” or
% “biber”.

@INPROCEEDINGS{Manea:1021427,
      author       = {Manea, Paul and Sudarshan, Chirag and Cüppers, Felix and
                      Strachan, John Paul},
      title        = {{N}on-idealities and {D}esign {S}olutions for {A}nalog
                      {M}emristor-{B}ased {C}ontent-{A}ddressable {M}emories},
      reportid     = {FZJ-2024-00724},
      pages        = {6},
      year         = {2023},
      abstract     = {Memristor-based analog Content Addressable Memories
                      (aCAMs)offer robust parallel pattern look-up capabilities,
                      significantly en-hancing the scope of In-Memory Computing
                      applications. Thispaper presents challenges of these analog
                      circuits, which may oc-cur during the inference, and
                      proposes solutions to overcome them.Precisely, we
                      investigate the impact of temperature-dependent be-havior,
                      CMOS process variations and memristor telegraph readnoise.
                      We demonstrate that one challenging issue affecting
                      memris-tors analog computing applications, namely telegraph
                      read noise, isnot a significant problem in aCAM. We
                      introduce a framework thataccounts for these combined
                      distortions to define variability-awareaCAM windows and
                      estimate the bit resolution of a CAM cell. Usingthis
                      framework we estimate the bit resolution to 2 bits before
                      apply-ing compensating measures and to 4 bits afterwards. We
                      study howvariations affect the inference accuracy of the
                      IRIS classificationdataset using our novel torchCAM model.
                      We introduce a stream-lined aCAM design featuring a
                      memristor comparator for simplifiedinput-to-reference
                      comparison and a novel cell architecture withtwo symmetrical
                      memristor comparator units.},
      month         = {Dec},
      date          = {2023-12-18},
      organization  = {18th ACM International Symposium on
                       Nanoscale Architectures, Dresden
                       (Germany), 18 Dec 2023 - 20 Dec 2023},
      cin          = {PGI-14},
      cid          = {I:(DE-Juel1)PGI-14-20210412},
      pnm          = {5234 - Emerging NC Architectures (POF4-523) / 5233 -
                      Memristive Materials and Devices (POF4-523) / 5232 -
                      Computational Principles (POF4-523) / BMBF 16ME0398K -
                      Verbundprojekt: Neuro-inspirierte Technologien der
                      künstlichen Intelligenz für die Elektronik der Zukunft -
                      NEUROTEC II - (BMBF-16ME0398K)},
      pid          = {G:(DE-HGF)POF4-5234 / G:(DE-HGF)POF4-5233 /
                      G:(DE-HGF)POF4-5232 / G:(DE-82)BMBF-16ME0398K},
      typ          = {PUB:(DE-HGF)8},
      url          = {https://juser.fz-juelich.de/record/1021427},
}