%0 Conference Paper
%A Han, Yi
%A Sun, Jingxuan
%A Bae, Jin-Hee
%A Grützmacher, Detlev
%A Knoch, Joachim
%A Zhao, Qing-Tai
%T High Performance 5 nm Si Nanowire FETs with a Record Small SS = 2.3 mV/dec and High Transconductance at 5.5 K Enabled by Dopant Segregated Silicide Source/Drain
%M FZJ-2024-01000
%D 2023
%X The effect of band edge states is the critical issue for cryogenic CMOS, which worsens the performance of conventional MOSFETs at cryogenic temperature (Cryo-T) with saturated subthreshold swing (SS), large transition region (inflection phenomenon) and limited mobility. To address these problems, we fabricated gate-all-around (GAA) Si nanowire (NW) MOSFETs using fully silicided source/drain and dopant segregation. The effect of band edge states is significantly uppressed using this technology. Thus, SS, the effective average SSth and the transconductance (Gm) continuously improve as temperature decreases allowing us to achieve high performance NW FETs at 5.5 K with a record small SS of 2.3 mV/dec, ltra-small DIBL of 0.02 mV/V, and high Gm of 1.25mS/µm at Vd = 0.1 V.
%B 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)
%C 11 Jun 2023 - 16 Jun 2023, Kyoto (Japan)
Y2 11 Jun 2023 - 16 Jun 2023
M2 Kyoto, Japan
%F PUB:(DE-HGF)6
%9 Conference Presentation
%R 10.23919/VLSITechnologyandCir57934.2023.10185373
%U https://juser.fz-juelich.de/record/1021851