TY  - CONF
AU  - Pedretti, G.
AU  - Böhm, F.
AU  - Hizzani, M.
AU  - Bhattacharya, T.
AU  - Bruel, P.
AU  - Moon, J.
AU  - Serebryakov, S.
AU  - Strukov, D.
AU  - Strachan, J. P.
AU  - Ignowski, J.
AU  - Van Vaerenbergh, T.
AU  - Beausoleil, R.
AU  - Mohseni, M.
TI  - Zeroth and higher-order logic with content addressable memories
PB  - IEEE
M1  - FZJ-2024-01857
SP  - 1-4
PY  - 2023
AB  - Content Addressable Memories (CAMs) are attracting interest as in-memory computational primitives, thanks to the massively parallel search operation. Multiple flavors of CAMs have been realized with nanoscale memory technology, pushing their performance towards low power and latency. In this work, we demonstrate how to use CAMs for asserting and solving zeroth order and higher-order logic, in the form of Boolean satisfiability (SAT) and satisfiability modulo theories (SMT), respectively. We demonstrate a ~6.5× lower area and ~4× lower energy per search compared with state-of-the-art in-memory optimization problem solvers, such as Hopfield Neural Network (HNN), with up to 175× faster time-to-solution for problems with 150 variables.
T2  - 2023 International Electron Devices Meeting (IEDM)
CY  - 9 Dec 2023 - 13 Dec 2023, San Francisco (USA)
Y2  - 9 Dec 2023 - 13 Dec 2023
M2  - San Francisco, USA
LB  - PUB:(DE-HGF)8
DO  - DOI:10.1109/IEDM45741.2023.10413853
UR  - https://juser.fz-juelich.de/record/1023855
ER  -