001024022 001__ 1024022
001024022 005__ 20250129092348.0
001024022 0247_ $$2doi$$a10.1145/3642921.3642956
001024022 0247_ $$2WOS$$aWOS:001179175100006
001024022 037__ $$aFZJ-2024-01918
001024022 1001_ $$0P:(DE-Juel1)184395$$aSchätzle, Fabian$$b0$$eCorresponding author
001024022 1112_ $$aRAPIDO '24: Rapid Simulation and Performance Evaluation for Design$$cMunich Germany$$d2024-01-17 - 2024-01-19$$wGermany
001024022 245__ $$aModeling methodology for multi-die chip design based on gem5/SystemC co-simulation
001024022 260__ $$bACM New York, NY, USA$$c2024
001024022 29510 $$aProceedings of the 16th Workshop on Rapid Simulation and Performance Evaluation for Design - ACM New York, NY, USA, 2024. - ISBN 9798400717918 - doi:10.1145/3642921.3642956
001024022 300__ $$a7
001024022 3367_ $$2ORCID$$aCONFERENCE_PAPER
001024022 3367_ $$033$$2EndNote$$aConference Paper
001024022 3367_ $$2BibTeX$$aINPROCEEDINGS
001024022 3367_ $$2DRIVER$$aconferenceObject
001024022 3367_ $$2DataCite$$aOutput Types/Conference Paper
001024022 3367_ $$0PUB:(DE-HGF)8$$2PUB:(DE-HGF)$$aContribution to a conference proceedings$$bcontrib$$mcontrib$$s1710327372_3656
001024022 3367_ $$0PUB:(DE-HGF)7$$2PUB:(DE-HGF)$$aContribution to a book$$mcontb
001024022 520__ $$aThe paper introduces a modeling methodology aimed at thoroughlyexploring the design space of multi-die chip architecture tailoredfor High-Performance Computing (HPC). For accurate simulations,we leverage the capabilities of gem5’s Ruby for its robust CPUmodels and cache coherence protocols, providing a comprehensiverepresentation of die architecture. Die-to-die interfaces are modeledusing SystemC TLM, offering flexibility to integrate with othersimulators. This enables co-simulation with varying abstractionlevels, making it well-suited for the design analysis of multi-diechip architecture.We present, to the best of our knowledge, the first attempt tointegrate gem5’s Ruby memory system with SystemC TLM for themodeling of multi-die chip architecture. The benefits of this modelare demonstrated through the instantiation of a multi-die designusing modern Arm architectures with four compute dies and twomemory dies. The multi-die chip’s functionality is validated byexecuting STREAM Triad with Linux, followed by a comparativeperformance analysis against a monolithic design.
001024022 536__ $$0G:(DE-HGF)POF4-5122$$a5122 - Future Computing & Big Data Systems (POF4-512)$$cPOF4-512$$fPOF IV$$x0
001024022 536__ $$0G:(DE-HGF)POF4-5234$$a5234 - Emerging NC Architectures (POF4-523)$$cPOF4-523$$fPOF IV$$x1
001024022 536__ $$0G:(BMBF)16ME0507K$$aEPI SGA2 (16ME0507K)$$c16ME0507K$$x2
001024022 588__ $$aDataset connected to CrossRef Conference
001024022 7001_ $$0P:(DE-Juel1)179531$$aFalquez, Carlos$$b1
001024022 7001_ $$0P:(DE-Juel1)180765$$aHeinen, Stefan$$b2
001024022 7001_ $$0P:(DE-Juel1)177768$$aPortero, Antoni$$b3
001024022 7001_ $$0P:(DE-Juel1)142361$$aSuarez, Estela$$b4
001024022 7001_ $$0P:(DE-Juel1)162349$$aVan Den Boom, Johannes$$b5
001024022 7001_ $$0P:(DE-Juel1)142562$$aVan Waasen, Stefan$$b6
001024022 7001_ $$0P:(DE-Juel1)176469$$aHo, Nam$$b7
001024022 773__ $$a10.1145/3642921.3642956
001024022 8564_ $$uhttps://juser.fz-juelich.de/record/1024022/files/Modeling_methodology_for_multi-die_chip_design_based_on_gem5SystemC_co-simulation.pdf$$yRestricted
001024022 8564_ $$uhttps://juser.fz-juelich.de/record/1024022/files/Modeling_methodology_for_multi-die_chip_design_based_on_gem5SystemC_co-simulation.gif?subformat=icon$$xicon$$yRestricted
001024022 8564_ $$uhttps://juser.fz-juelich.de/record/1024022/files/Modeling_methodology_for_multi-die_chip_design_based_on_gem5SystemC_co-simulation.jpg?subformat=icon-1440$$xicon-1440$$yRestricted
001024022 8564_ $$uhttps://juser.fz-juelich.de/record/1024022/files/Modeling_methodology_for_multi-die_chip_design_based_on_gem5SystemC_co-simulation.jpg?subformat=icon-180$$xicon-180$$yRestricted
001024022 8564_ $$uhttps://juser.fz-juelich.de/record/1024022/files/Modeling_methodology_for_multi-die_chip_design_based_on_gem5SystemC_co-simulation.jpg?subformat=icon-640$$xicon-640$$yRestricted
001024022 909CO $$ooai:juser.fz-juelich.de:1024022$$pVDB
001024022 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)184395$$aForschungszentrum Jülich$$b0$$kFZJ
001024022 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)179531$$aForschungszentrum Jülich$$b1$$kFZJ
001024022 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)177768$$aForschungszentrum Jülich$$b3$$kFZJ
001024022 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)142361$$aForschungszentrum Jülich$$b4$$kFZJ
001024022 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)162349$$aForschungszentrum Jülich$$b5$$kFZJ
001024022 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)142562$$aForschungszentrum Jülich$$b6$$kFZJ
001024022 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)176469$$aForschungszentrum Jülich$$b7$$kFZJ
001024022 9131_ $$0G:(DE-HGF)POF4-512$$1G:(DE-HGF)POF4-510$$2G:(DE-HGF)POF4-500$$3G:(DE-HGF)POF4$$4G:(DE-HGF)POF$$9G:(DE-HGF)POF4-5122$$aDE-HGF$$bKey Technologies$$lEngineering Digital Futures – Supercomputing, Data Management and Information Security for Knowledge and Action$$vSupercomputing & Big Data Infrastructures$$x0
001024022 9131_ $$0G:(DE-HGF)POF4-523$$1G:(DE-HGF)POF4-520$$2G:(DE-HGF)POF4-500$$3G:(DE-HGF)POF4$$4G:(DE-HGF)POF$$9G:(DE-HGF)POF4-5234$$aDE-HGF$$bKey Technologies$$lNatural, Artificial and Cognitive Information Processing$$vNeuromorphic Computing and Network Dynamics$$x1
001024022 9141_ $$y2024
001024022 920__ $$lyes
001024022 9201_ $$0I:(DE-Juel1)ZEA-2-20090406$$kZEA-2$$lZentralinstitut für Elektronik$$x0
001024022 9201_ $$0I:(DE-Juel1)JSC-20090406$$kJSC$$lJülich Supercomputing Center$$x1
001024022 980__ $$acontrib
001024022 980__ $$aVDB
001024022 980__ $$acontb
001024022 980__ $$aI:(DE-Juel1)ZEA-2-20090406
001024022 980__ $$aI:(DE-Juel1)JSC-20090406
001024022 980__ $$aUNRESTRICTED
001024022 981__ $$aI:(DE-Juel1)PGI-4-20110106