% IMPORTANT: The following is UTF-8 encoded.  This means that in the presence
% of non-ASCII characters, it will not work with BibTeX 0.99 or older.
% Instead, you should use an up-to-date BibTeX implementation like “bibtex8” or
% “biber”.

@INPROCEEDINGS{Hizzani:1028722,
      author       = {Hizzani, Mohammad and Heittmann, Arne and Hutchinson,
                      George and Dobrynin, Dmitri and Van Vaerenbergh, Thomas and
                      Bhattacharya, Tinish and Renaudineau, Adrien and Strukov,
                      Dmitri and Strachan, John Paul},
      title        = {{M}emristor-based hardware and algorithms for higher-order
                      {H}opfield optimization solver outperforming quadratic
                      {I}sing machines},
      publisher    = {IEEE},
      reportid     = {FZJ-2024-04779},
      isbn         = {979-8-3503-3099-1},
      pages        = {1-5},
      year         = {2024},
      abstract     = {Ising solvers offer a promising physics-based approach to
                      tackle the challenging class of combinatorial optimization
                      problems. However, typical solvers operate in a quadratic
                      energy space, having only pair-wise coupling elements which
                      already dominate area and energy. We show that such
                      quadratization can cause severe problems: increased
                      dimensionality, a rugged search landscape, and misalignment
                      with the original objective function. Here, we design and
                      quantify a higher-order Hopfield optimization solver, with
                      28nm CMOS technology and memristive couplings for lower area
                      and energy computations. We combine algorithmic and circuit
                      analysis to show quantitative advantages over quadratic
                      Ising Machines (IM)s, yielding 48x and 72x reduction in
                      time-to-solution (TTS) and energy-to-solution (ETS)
                      respectively for Boolean satisfiability problems of 150
                      variables, with favorable scaling.},
      month         = {May},
      date          = {2024-05-19},
      organization  = {2024 IEEE International Symposium on
                       Circuits and Systems (ISCAS), Singapore
                       (Singapore), 19 May 2024 - 22 May 2024},
      cin          = {PGI-14},
      cid          = {I:(DE-Juel1)PGI-14-20210412},
      pnm          = {5234 - Emerging NC Architectures (POF4-523) / 5233 -
                      Memristive Materials and Devices (POF4-523) / 5232 -
                      Computational Principles (POF4-523)},
      pid          = {G:(DE-HGF)POF4-5234 / G:(DE-HGF)POF4-5233 /
                      G:(DE-HGF)POF4-5232},
      typ          = {PUB:(DE-HGF)8 / PUB:(DE-HGF)7},
      UT           = {WOS:001268541104029},
      doi          = {10.1109/ISCAS58744.2024.10558658},
      url          = {https://juser.fz-juelich.de/record/1028722},
}