

Evaluation of Cryogenic Models for FDSOI CMOS Transistors

P. Chava¹, H. Alius², J. Bühler¹, A. R. Cabrera-Galicia¹, C. Degenhardt¹, T. Gneiting²,
M. Harff¹, T. Heide³, P. Javorka⁴, M. Lederer⁵, S. Lehmann⁴, M. Simon⁵, M. Su², P. Vliex¹,
S. van Waasen^{1,6}, C. Witt⁷, D. Zetzsche³

¹Central Institute of Engineering, Electronics and Analytics, Electronics Systems (ZEA-2),

Forschungszentrum Jülich GmbH, 52428, Jülich, Germany

²AdMOS GmbH, 72636 Frickenhausen, Germany

³Raycics GmbH, 01069 Dresden, Germany

⁴GlobalFoundries, 01109, Dresden, Germany

⁵Fraunhofer Institute for Photonic Microsystems IPMS, Center Nanoelectronic Technologies (CNT), 01109, Dresden, Germany

⁶Faculty of Engineering, Communication Systems, University Duisburg-Essen, 47057 Duisburg, Germany

⁷GlobalFoundries, Kapeldreef 75, 3001 Leuven, Belgium

Scalable quantum computers demand innovative solutions for tackling the wiring bottleneck to control an increasing number of qubits. Cryogenic electronics based on CMOS technologies are promising candidates which can operate down to deep-cryogenic temperatures and act as a communication and control interface to the quantum layer [1,2]. However, the performance of transistors used in these circuits is altered significantly when cooling from room temperature to cryogenic temperatures, which motivates accurate cryogenic modeling of transistors.

We will report on cryogenic models tailored specifically for fully depleted silicon-on-insulator (FDSOI) transistors. We performed extensive DC characterization of transistors with subsequent modeling using the BSIM-IMG 102-9.6 model, which is the first version with a built-in cryogenic extension [3]. The preliminary models effectively represent the DC device behavior from 7 K up to room temperature. These models are used in industry standard EDA and simulation software, like Cadence Spectre. With the presented cryogenic models, we will show simulations at cryogenic temperatures. We will also compare the simulation results with the measured performance of a test chip in the temperature range from 7 K up to room temperature.




Fig. 1: (a) Measured (markers) and modeled (lines) transfer characteristics of a short-channel PMOS and NMOS transistor for different back gate bias (V_B) at $T = 7$ K. (b) Measurement setup inside the cryogenic chamber along with a micrograph of the die.

References

1. J. Anders et al., IEEE Transactions on Quantum Engineering, vol. 4, pp. 1-30, 2023.
2. E. Charbon et al., IEEE International Electron Devices Meeting (IEDM), pp. 13.5.1-4, 2016.
3. Hu, Chenming, et al, Woodhead Publishing, 2019.

Acknowledgements

This work was funded by the German Federal Ministry of Education and Research (BMBF), funding program “Quantum technologies - from basic research to market”, project QSolid (Grant No. 13N16149).