001     1033659
005     20250203103300.0
020 _ _ |a 10.1145/3589737.3605967
037 _ _ |a FZJ-2024-06531
041 _ _ |a English
100 1 _ |a Neftci, Emre
|0 P:(DE-Juel1)188273
|b 0
|u fzj
111 2 _ |a ICONS 2023
|c Santa Fe
|d 2023-08-01 - 2023-08-03
|w Mexico
245 _ _ |a Interfacing Neuromorphic Hardware with Machine Learning Frameworks - A Review
260 _ _ |a New York
|c 2023
|b Association for Computing Machinery
295 1 0 |a ICONS '23: Proceedings of the 2023 International Conference on Neuromorphic Systems
300 _ _ |a 1-8
336 7 _ |a CONFERENCE_PAPER
|2 ORCID
336 7 _ |a Conference Paper
|0 33
|2 EndNote
336 7 _ |a INPROCEEDINGS
|2 BibTeX
336 7 _ |a conferenceObject
|2 DRIVER
336 7 _ |a Output Types/Conference Paper
|2 DataCite
336 7 _ |a Contribution to a conference proceedings
|b contrib
|m contrib
|0 PUB:(DE-HGF)8
|s 1732775589_8303
|2 PUB:(DE-HGF)
336 7 _ |a Contribution to a book
|0 PUB:(DE-HGF)7
|2 PUB:(DE-HGF)
|m contb
520 _ _ |a With the emergence of neuromorphic hardware as a promising low-power parallel computing platform, the need for tools that allow researchers and engineers to efficiently interact with such hardware is rapidly growing. Machine learning frameworks like Tensorflow, PyTorch and JAX have been instrumental for the success of machine learning in recent years as they enable seamless interaction with traditional machine learning accelerators such as GPUs and TPUs. In stark contrast, interfacing with neuromorphic hardware remains difficult since the aforementioned frameworks do not address the challenges associated with mapping neural network models and algorithms to physical hardware. In this paper, we review the various strategies employed throughout the neuromorphic computing community to tackle these challenges and categorize them according to their methodologies and implementation effort. This classification serves as a guideline for device engineers and software developers alike to enable them to choose the best-fit solution in regard of their demands and available resources. Finally, we provide a JAX-based proof-of-concept implementation of a compilation pipeline tailored to the needs of researchers in the early stages of device development, where parts of the computational graph can be mapped onto custom hardware via operations exposed through a C++ or Python interface. The code is available at https://github.com/PGI15/xbarax.
536 _ _ |a 5234 - Emerging NC Architectures (POF4-523)
|0 G:(DE-HGF)POF4-5234
|c POF4-523
|f POF IV
|x 0
700 1 _ |a Lohoff, Jamie
|0 P:(DE-Juel1)192147
|b 1
|u fzj
700 1 _ |a Yu, Zhenming
|0 P:(DE-Juel1)190500
|b 2
|u fzj
700 1 _ |a Finkbeiner, Jan Robert
|0 P:(DE-Juel1)190112
|b 3
|u fzj
700 1 _ |a Kaya, Anil
|0 P:(DE-Juel1)204426
|b 4
|u fzj
700 1 _ |a Stewart, Kenneth
|0 P:(DE-Juel1)195754
|b 5
700 1 _ |a Lui, Hin Wai
|0 P:(DE-HGF)0
|b 6
773 _ _ |p 270/ Article No. 16
909 C O |o oai:juser.fz-juelich.de:1033659
|p VDB
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 0
|6 P:(DE-Juel1)188273
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 1
|6 P:(DE-Juel1)192147
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 2
|6 P:(DE-Juel1)190500
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 3
|6 P:(DE-Juel1)190112
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 4
|6 P:(DE-Juel1)204426
913 1 _ |a DE-HGF
|b Key Technologies
|l Natural, Artificial and Cognitive Information Processing
|1 G:(DE-HGF)POF4-520
|0 G:(DE-HGF)POF4-523
|3 G:(DE-HGF)POF4
|2 G:(DE-HGF)POF4-500
|4 G:(DE-HGF)POF
|v Neuromorphic Computing and Network Dynamics
|9 G:(DE-HGF)POF4-5234
|x 0
914 1 _ |y 2024
920 1 _ |0 I:(DE-Juel1)PGI-15-20210701
|k PGI-15
|l Neuromorphic Software Eco System
|x 0
980 _ _ |a contrib
980 _ _ |a VDB
980 _ _ |a contb
980 _ _ |a I:(DE-Juel1)PGI-15-20210701
980 _ _ |a UNRESTRICTED


LibraryCollectionCLSMajorCLSMinorLanguageAuthor
Marc 21