TY  - CONF
AU  - Kuriakose, Neethu
AU  - Ashok, Arun
AU  - Kusuma, Sabitha
AU  - Grewing, Christian
AU  - Zambanini, Andre
AU  - van Waasen, Stefan
AU  - Kruth, Andre
TI  - Integrated Memristor Control and Crossbar Array Design using TSMC 28 nm Technology
PB  - University of Duisburg Essen
M1  - FZJ-2024-06681
PY  - 2024
AB  - The crossbar array architecture with memristors is used for vector matrix multiplication (VMM) and acts askernels in neuromorphic computing [1]. A conductance control scheme with a regulated voltage source willimprove the architecture and reduce the possible potential divider effects due to line resistances [2]. A change inconductance is also possible with the provision of a regulated current source and measuring the voltage acrossthe memristor. A regulated 2T1R memristor conductance control architecture is proposed in this work, whichavoids the potential divider effect and virtual ground scenario in a regular crossbar scheme, as well as conductancecontrol by passing a regulated current through memristors as shown in Fig. 1. The sneak path current is notallowed to enter by providing the ground potential to both terminals of memristors. The control architecture witha 2×2 array size is successfully taped out in a 28 nm CMOS technology. The MEMCTRL block includes a corecorresponding to the intended conductance control architecture, incorporating voltage mode control and currentmode control in two rows, core biasing circuits, resistive DAC, and a digital control block for the pulse widthgenerator with chip layout shown in Fig. 2. The pulse width control and digital configurations for selecting rowsand columns are done with an integrated RISC-V processor, running with a clock frequency of up to 100 MHz.Alternatively, direct access is enabled through a JTAG programming interface. The readout circuit is implementedwith a current source SAR ADC. The overall size of the chip is 1.4 mm by 1.0 mm, of which the memristor controlcircuit incorporates an area of 0.4 mm by 0.5 mm. The memristors are not co-integrated in this architecture,however, pins are provided for accessing external memristors.
T2  - MEMRISYS 2024
CY  - 10 Nov 2024 - 13 Nov 2024, Seoul (South Korea)
Y2  - 10 Nov 2024 - 13 Nov 2024
M2  - Seoul, South Korea
LB  - PUB:(DE-HGF)6
DO  - DOI:10.34734/FZJ-2024-06681
UR  - https://juser.fz-juelich.de/record/1033840
ER  -