Home > Publications database > Architecting Fast and Energy-Efficient Hardware Accelerators for Emerging ML Workloads Using Hardware-Software Co-Design
 
Poster (Other) FZJ-2024-07075
http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.png
Architecting Fast and Energy-Efficient Hardware Accelerators for Emerging ML Workloads Using Hardware-Software Co-Design



2024

PhD Forum, 29th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, IncheonIncheon, South Korea, 22 Jan 2024 - 25 Jan 20242024-01-222024-01-25

Contributing Institute(s):
  1. JARA Institut Green IT (PGI-10)
Research Program(s):
  1. 5234 - Emerging NC Architectures (POF4-523) (POF4-523)
  2. BMBF 16ME0399 - Verbundprojekt: Neuro-inspirierte Technologien der künstlichen Intelligenz für die Elektronik der Zukunft - NEUROTEC II - (BMBF-16ME0399) (BMBF-16ME0399)
  3. BMBF 16ME0398K - Verbundprojekt: Neuro-inspirierte Technologien der künstlichen Intelligenz für die Elektronik der Zukunft - NEUROTEC II - (BMBF-16ME0398K) (BMBF-16ME0398K)

Appears in the scientific report 2024
Click to display QR Code for this record

The record appears in these collections:
Document types > Presentations > Poster
Institute Collections > PGI > PGI-10
Workflow collections > Public records
Publications database
 Record created 2024-12-13, last modified 2025-01-21
Similar records



Rate this document:

Rate this document:
1
2
3
4
5
 
(Not yet reviewed)
JuSER :: Search :: Submit :: Personalize :: Help
Powered by Invenio v1.1.7 | join2_v2510-2-gd5e4e3e
Maintained by juser@fz-juelich.de

Impressum | Data Privacy Policy
This site is also available in the following languages:
Deutsch  English