Hauptseite > Publikationsdatenbank > Scalable parity architecture with a shuttling-based spin qubit processor > RIS |
TY - JOUR AU - Ginzel, Florian AU - Fellner, Michael AU - Ertler, Christian AU - Schreiber, Lars AU - Bluhm, Hendrik AU - Lechner, Wolfgang TI - Scalable parity architecture with a shuttling-based spin qubit processor JO - Physical review / B VL - 110 IS - 7 SN - 2469-9950 CY - Woodbury, NY PB - Inst. M1 - FZJ-2024-07319 SP - 075302 PY - 2024 LB - PUB:(DE-HGF)16 UR - <Go to ISI:>//WOS:001286598500003 DO - DOI:10.1103/PhysRevB.110.075302 UR - https://juser.fz-juelich.de/record/1034556 ER -