001     1037670
005     20250220092006.0
037 _ _ |a FZJ-2025-00835
100 1 _ |a Siegel, Sebastian
|0 P:(DE-Juel1)174486
|b 0
|e Corresponding author
111 2 _ |a Helmholtz AI Conference
|g HAICON
|c Düsseldorf
|d 2024-06-12 - 2024-06-14
|w Germany
245 _ _ |a Neuromorphic sequence learning with memristive in-memory computing
260 _ _ |c 2024
336 7 _ |a Conference Paper
|0 33
|2 EndNote
336 7 _ |a Other
|2 DataCite
336 7 _ |a INPROCEEDINGS
|2 BibTeX
336 7 _ |a conferenceObject
|2 DRIVER
336 7 _ |a LECTURE_SPEECH
|2 ORCID
336 7 _ |a Conference Presentation
|b conf
|m conf
|0 PUB:(DE-HGF)6
|s 1738852177_12586
|2 PUB:(DE-HGF)
|x Other
520 _ _ |a Information processing in the neo-cortex happens in a sequential manner and sequence learning is considered a key functionality of the human brain. Even though there are machine learning solutions to these problems, they, unlike the biological brain, often require large amounts of training data and suffer from a high energy consumption. Therefore, in this project we take the neuromorphic approach of bringing the biological principles of sparse neural activity and in-memory computing into electronic hardware. Thereby, our goal is to achieve a robust and energy-efficient solution for sequence learning.The Hierarchical Temporal Memory[1] concept and its biologically plausible version, SpikingTM[2], describe a possible algorithm for sequence learning in the neo-cortex. We prove that this algorithm can operate with memristive synapses[3]. Memristive devices are an emerging non-volatile memory and a prominent candidate for in-memory computing substrates. In order to fully leverage the possibilities of these devices, we adapt the SpikingTM algorithm and create a complete analog / mixed signal system model around a synaptic array of memristive devices[4]. We demonstrate sequence learning by sparse neural activity and showcase that the use of memristive devices leads to a significant gain of energy efficiency. Lastly, we validate the system with real memristive synaptic arrays on a custom nanometer CMOS demonstrator chip by performing complex sequence learning tasks with our memristive algorithm (MemSpikingTM) on hardware[5].This project shows the complete neuromorphic journey from a bio-plausible algorithm for the brain functionality over a hardware-aware adaption for emerging memristive device technology and a complete system model to a successful hardware demonstration. We showcase that by combining the biological principles of sparse activity and connectivity with a memristive in-memory computing substrate, we can fulfil the promise of robust brain-like functionality and energy efficiency.
536 _ _ |a 5234 - Emerging NC Architectures (POF4-523)
|0 G:(DE-HGF)POF4-5234
|c POF4-523
|f POF IV
|x 0
536 _ _ |a 5233 - Memristive Materials and Devices (POF4-523)
|0 G:(DE-HGF)POF4-5233
|c POF4-523
|f POF IV
|x 1
700 1 _ |a Ziegler, Tobias
|0 P:(DE-Juel1)177689
|b 1
700 1 _ |a Bouhadjar, Younes
|0 P:(DE-Juel1)176778
|b 2
|u fzj
700 1 _ |a Tetzlaff, Tom
|0 P:(DE-Juel1)145211
|b 3
|u fzj
700 1 _ |a Waser, Rainer
|0 P:(DE-HGF)0
|b 4
700 1 _ |a Dittmann, Regina
|0 P:(DE-Juel1)130620
|b 5
|u fzj
700 1 _ |a Wouters, Dirk
|0 P:(DE-HGF)0
|b 6
856 4 _ |u https://juser.fz-juelich.de/record/1037670/files/Siegel_Sebastian_S-03b.pptx
|y Restricted
909 C O |o oai:juser.fz-juelich.de:1037670
|p VDB
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 0
|6 P:(DE-Juel1)174486
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 2
|6 P:(DE-Juel1)176778
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 3
|6 P:(DE-Juel1)145211
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 5
|6 P:(DE-Juel1)130620
913 1 _ |a DE-HGF
|b Key Technologies
|l Natural, Artificial and Cognitive Information Processing
|1 G:(DE-HGF)POF4-520
|0 G:(DE-HGF)POF4-523
|3 G:(DE-HGF)POF4
|2 G:(DE-HGF)POF4-500
|4 G:(DE-HGF)POF
|v Neuromorphic Computing and Network Dynamics
|9 G:(DE-HGF)POF4-5234
|x 0
913 1 _ |a DE-HGF
|b Key Technologies
|l Natural, Artificial and Cognitive Information Processing
|1 G:(DE-HGF)POF4-520
|0 G:(DE-HGF)POF4-523
|3 G:(DE-HGF)POF4
|2 G:(DE-HGF)POF4-500
|4 G:(DE-HGF)POF
|v Neuromorphic Computing and Network Dynamics
|9 G:(DE-HGF)POF4-5233
|x 1
914 1 _ |y 2024
920 _ _ |l yes
920 1 _ |0 I:(DE-Juel1)PGI-14-20210412
|k PGI-14
|l Neuromorphic Compute Nodes
|x 0
980 _ _ |a conf
980 _ _ |a VDB
980 _ _ |a I:(DE-Juel1)PGI-14-20210412
980 _ _ |a UNRESTRICTED


LibraryCollectionCLSMajorCLSMinorLanguageAuthor
Marc 21