001038894 001__ 1038894
001038894 005__ 20250414120457.0
001038894 0247_ $$2doi$$a10.1109/ICECS61496.2024.10848806
001038894 0247_ $$2WOS$$aWOS:001445799800062
001038894 037__ $$aFZJ-2025-01705
001038894 1001_ $$0P:(DE-HGF)0$$aYu, Jiaao$$b0
001038894 1112_ $$a2024 31st IEEE International Conference on Electronics, Circuits and Systems (ICECS)$$cNancy$$d2024-11-18 - 2024-11-20$$wFrance
001038894 245__ $$aA Memristor Variation-Aware Analog Memristor Programming Circuit for Associative Memories
001038894 260__ $$bIEEE$$c2024
001038894 3367_ $$2DRIVER$$aarticle
001038894 3367_ $$0PUB:(DE-HGF)8$$2PUB:(DE-HGF)$$aContribution to a conference proceedings$$mcontrib
001038894 3367_ $$2DataCite$$aOutput Types/Journal article
001038894 3367_ $$0PUB:(DE-HGF)16$$2PUB:(DE-HGF)$$aJournal Article$$bjournal$$mjournal$$s1738850345_13173
001038894 3367_ $$2BibTeX$$aARTICLE
001038894 3367_ $$2ORCID$$aJOURNAL_ARTICLE
001038894 3367_ $$00$$2EndNote$$aJournal Article
001038894 520__ $$aIn the emerging realm such as in-memory computing and associative memories, the application of memristors necessitates the development of high-performance programming circuits for effective weight updates. The conventional Program-Verify (PV) method requires complex memory peripherals and data converters, which is a major bottleneck for area and power efficiency. Moreover, memristor variability critically undermines the efficacy of AI applications utilizing memristive technology. Addressing these challenges, this paper introduces a novel analog memristor programming circuit that takes memristor variations into account. Leveraging the TSMC 28nm process PDK and the JART VCM vlb var memristor model for simulations, our circuit achieves ±1 µS error margin for over 98.5% of programming results without using ADCs. When contrasted with preceding studies, the proposed solution not only reduces the programming settling time by 15.0% to 87.5% but also exhibits comparable performance to the PV method designed with the same semiconductor and memristor technology.
001038894 536__ $$0G:(DE-HGF)POF4-5234$$a5234 - Emerging NC Architectures (POF4-523)$$cPOF4-523$$fPOF IV$$x0
001038894 536__ $$0G:(DE-HGF)POF4-5233$$a5233 - Memristive Materials and Devices (POF4-523)$$cPOF4-523$$fPOF IV$$x1
001038894 588__ $$aDataset connected to CrossRef Conference
001038894 7001_ $$0P:(DE-Juel1)192242$$aManea, Paul$$b1$$ufzj
001038894 7001_ $$0P:(DE-Juel1)190961$$aHizzani, Mohammad$$b2$$ufzj
001038894 7001_ $$0P:(DE-Juel1)191419$$aAmeli Kalkhouran, Sara$$b3$$ufzj
001038894 7001_ $$0P:(DE-Juel1)188145$$aStrachan, John Paul$$b4$$ufzj
001038894 770__ $$z979-8-3503-7721-7
001038894 773__ $$a10.1109/ICECS61496.2024.10848806$$p1-4$$t2024 31st IEEE International Conference on Electronics, Circuits and Systems (ICECS)$$v4$$y2024
001038894 8564_ $$uhttps://ieeexplore.ieee.org/abstract/document/10848806
001038894 8564_ $$uhttps://juser.fz-juelich.de/record/1038894/files/A_Memristor_Variation-Aware_Analog_Memristor_Programming_Circuit_for_Associative_Memories.pdf$$yRestricted
001038894 909CO $$ooai:juser.fz-juelich.de:1038894$$pVDB
001038894 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-HGF)0$$aForschungszentrum Jülich$$b0$$kFZJ
001038894 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)192242$$aForschungszentrum Jülich$$b1$$kFZJ
001038894 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)190961$$aForschungszentrum Jülich$$b2$$kFZJ
001038894 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)191419$$aForschungszentrum Jülich$$b3$$kFZJ
001038894 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)188145$$aForschungszentrum Jülich$$b4$$kFZJ
001038894 9131_ $$0G:(DE-HGF)POF4-523$$1G:(DE-HGF)POF4-520$$2G:(DE-HGF)POF4-500$$3G:(DE-HGF)POF4$$4G:(DE-HGF)POF$$9G:(DE-HGF)POF4-5234$$aDE-HGF$$bKey Technologies$$lNatural, Artificial and Cognitive Information Processing$$vNeuromorphic Computing and Network Dynamics$$x0
001038894 9131_ $$0G:(DE-HGF)POF4-523$$1G:(DE-HGF)POF4-520$$2G:(DE-HGF)POF4-500$$3G:(DE-HGF)POF4$$4G:(DE-HGF)POF$$9G:(DE-HGF)POF4-5233$$aDE-HGF$$bKey Technologies$$lNatural, Artificial and Cognitive Information Processing$$vNeuromorphic Computing and Network Dynamics$$x1
001038894 9141_ $$y2024
001038894 9201_ $$0I:(DE-Juel1)PGI-14-20210412$$kPGI-14$$lNeuromorphic Compute Nodes$$x0
001038894 980__ $$ajournal
001038894 980__ $$aVDB
001038894 980__ $$acontrib
001038894 980__ $$aI:(DE-Juel1)PGI-14-20210412
001038894 980__ $$aUNRESTRICTED