001     1041737
005     20250804115251.0
020 _ _ |a 979-8-3503-5554-3
024 7 _ |a 10.1109/SCW63240.2024.00192
|2 doi
024 7 _ |a WOS:001451792300156
|2 WOS
037 _ _ |a FZJ-2025-02413
041 _ _ |a English
100 1 _ |a Corbin, Gregor
|0 P:(DE-Juel1)188670
|b 0
|e Corresponding author
|u fzj
111 2 _ |a SC24-W: Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis
|g SC24-W
|c Atlanta
|d 2024-11-17 - 2024-11-22
|w GA
245 _ _ |a Are Noise-Resilient Logical Timers Useful for Performance Analysis?
260 _ _ |c 2024
|b IEEE
300 _ _ |a 1519 - 1530
336 7 _ |a CONFERENCE_PAPER
|2 ORCID
336 7 _ |a Conference Paper
|0 33
|2 EndNote
336 7 _ |a INPROCEEDINGS
|2 BibTeX
336 7 _ |a conferenceObject
|2 DRIVER
336 7 _ |a Output Types/Conference Paper
|2 DataCite
336 7 _ |a Contribution to a conference proceedings
|b contrib
|m contrib
|0 PUB:(DE-HGF)8
|s 1746444641_28061
|2 PUB:(DE-HGF)
336 7 _ |a Contribution to a book
|0 PUB:(DE-HGF)7
|2 PUB:(DE-HGF)
|m contb
520 _ _ |a In modern HPC systems, performance measurements are often disturbed by noise. Because repeating measurements to increase confidence in their results is costly, alternative noise-resilient techniques are desirable. Therefore, we implement alogical clock, which does not rely on real-time measurements, in Score-P. We explore several methods to model computational work with the clock increment, counting OpenMP loop iterations, LLVM basic blocks/statements, or hardware counters. We demonstrate the strengths and weaknesses of using logical time stamps in a trace analysis workflow with Score-P and Scalasca, by evaluating the performanceproblems we can find in three MPI+OpenMP mini-apps. By design, logical measurementsreliably show algorithmic issues, such as load imbalance, but cannot capture external aspects of program execution, for example memory contention. In summary, logical-time based measurements are a specialized but valuable addition to theperformance analyst’s toolbox.
536 _ _ |a 5111 - Domain-Specific Simulation & Data Life Cycle Labs (SDLs) and Research Groups (POF4-511)
|0 G:(DE-HGF)POF4-5111
|c POF4-511
|f POF IV
|x 0
536 _ _ |a DFG project G:(GEPRIS)449683531 - ExtraNoise – Leistungsanalyse von HPC-Anwendungen in verrauschten Umgebungen (449683531)
|0 G:(GEPRIS)449683531
|c 449683531
|x 1
536 _ _ |a ATMLPP - ATML Parallel Performance (ATMLPP)
|0 G:(DE-Juel-1)ATMLPP
|c ATMLPP
|x 2
588 _ _ |a Dataset connected to CrossRef Conference
700 1 _ |a Daoud, Nour
|0 P:(DE-Juel1)188664
|b 1
700 1 _ |a Mohr, Bernd
|0 P:(DE-Juel1)132199
|b 2
700 1 _ |a De Morais, Gustavo
|0 P:(DE-HGF)0
|b 3
700 1 _ |a Wolf, Felix
|0 P:(DE-Juel1)132299
|b 4
770 _ _ |z 979-8-3503-5554-3
773 _ _ |a 10.1109/SCW63240.2024.00192
856 4 _ |u https://juser.fz-juelich.de/record/1041737/files/Are_Noise-Resilient_Logical_Timers_Useful_for_Performance_Analysis.pdf
|y Restricted
909 C O |o oai:juser.fz-juelich.de:1041737
|p VDB
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 0
|6 P:(DE-Juel1)188670
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 1
|6 P:(DE-Juel1)188664
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 2
|6 P:(DE-Juel1)132199
913 1 _ |a DE-HGF
|b Key Technologies
|l Engineering Digital Futures – Supercomputing, Data Management and Information Security for Knowledge and Action
|1 G:(DE-HGF)POF4-510
|0 G:(DE-HGF)POF4-511
|3 G:(DE-HGF)POF4
|2 G:(DE-HGF)POF4-500
|4 G:(DE-HGF)POF
|v Enabling Computational- & Data-Intensive Science and Engineering
|9 G:(DE-HGF)POF4-5111
|x 0
920 _ _ |l yes
920 1 _ |0 I:(DE-Juel1)JSC-20090406
|k JSC
|l Jülich Supercomputing Center
|x 0
980 _ _ |a contrib
980 _ _ |a VDB
980 _ _ |a contb
980 _ _ |a I:(DE-Juel1)JSC-20090406
980 _ _ |a UNRESTRICTED


LibraryCollectionCLSMajorCLSMinorLanguageAuthor
Marc 21