001043081 001__ 1043081
001043081 005__ 20250804202237.0
001043081 0247_ $$2doi$$a10.1016/j.aeue.2025.155863
001043081 0247_ $$2datacite_doi$$a10.34734/FZJ-2025-02767
001043081 0247_ $$2WOS$$aWOS:001510502500002
001043081 037__ $$aFZJ-2025-02767
001043081 041__ $$aEnglish
001043081 082__ $$a620
001043081 1001_ $$0P:(DE-Juel1)201575$$aShamookh, Muhammad$$b0$$eCorresponding author
001043081 245__ $$a3.35V High Voltage Electroforming System in 28nm with 5.3mV ripple and 46 % efficiency for H2O-based Memristors
001043081 260__ $$bElsevier$$c2025
001043081 3367_ $$2DRIVER$$aarticle
001043081 3367_ $$2DataCite$$aOutput Types/Journal article
001043081 3367_ $$0PUB:(DE-HGF)16$$2PUB:(DE-HGF)$$aJournal Article$$bjournal$$mjournal$$s1750752159_31809
001043081 3367_ $$2BibTeX$$aARTICLE
001043081 3367_ $$2ORCID$$aJOURNAL_ARTICLE
001043081 3367_ $$00$$2EndNote$$aJournal Article
001043081 520__ $$aThis work demonstrates an on-chip high voltage (HV) generation, which is a critical requirement for memristor electroforming (EF) but is typically absent in smaller technology nodes. Key achievements of this study includes: 1) the development of a three-stage charge pump (CP) with an efficiency of 46.5%, delivering an EF voltage VEF of 3.35 V with a compliance current Icc of 184.9 μA from a 1.8 V supply voltage Vdd, without the need for HV-transistors in 28 nm CMOS process, and is based on preliminary work presented at the 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) in Volos, Greece [1]; 2) the electrostatic discharge (ESD) protection, meeting the requirements of Class C3 CDM (±300 V) and Class 1C HBM (±1.5 kV) as per JEDEC standards [2], employing three ESD diodes to handle positive (> 3.3 V) triggering ESD events and a single ESD diode for negative triggering ESD events above −1.87 V; and 3) the on-chip EF architecture for a 64 × 64 memristor crossbar array, as an active matrix (AM), through source and gate control of the compliance transistor. A ripple detection stage monitors voltage ripple at the three-stage CP bit-line (BL), halting gate pulses to the active compliance transistor and triggering EF for the next memristor in the left-to-right sequence. The proposed design is scalable to any m × n array and adaptable to various memristor applications, paving the way for fully integrated EF solutions in advanced technology nodes.
001043081 536__ $$0G:(DE-HGF)POF4-5234$$a5234 - Emerging NC Architectures (POF4-523)$$cPOF4-523$$fPOF IV$$x0
001043081 536__ $$0G:(DE-82)BMBF-16ME0398K$$aBMBF 16ME0398K - Verbundprojekt: Neuro-inspirierte Technologien der künstlichen Intelligenz für die Elektronik der Zukunft - NEUROTEC II - (BMBF-16ME0398K)$$cBMBF-16ME0398K$$x1
001043081 7001_ $$0P:(DE-Juel1)176328$$aAshok, Arun$$b1
001043081 7001_ $$0P:(DE-Juel1)145837$$aZambanini, Andre$$b2
001043081 7001_ $$0P:(DE-HGF)0$$aGeläschus, Anton$$b3
001043081 7001_ $$0P:(DE-Juel1)159350$$aGrewing, Christian$$b4
001043081 7001_ $$0P:(DE-HGF)0$$aBahr, Andreas$$b5
001043081 7001_ $$0P:(DE-Juel1)142562$$avan Waasen, Stefan$$b6
001043081 773__ $$0PERI:(DE-600)2046900-7$$a10.1016/j.aeue.2025.155863$$p155863$$tInternational journal of electronics and communications$$v200$$x1434-8411$$y2025
001043081 8564_ $$uhttps://juser.fz-juelich.de/record/1043081/files/1-s2.0-S1434841125002043-main.pdf$$yOpenAccess
001043081 8564_ $$uhttps://juser.fz-juelich.de/record/1043081/files/HV_generation.pdf$$yRestricted
001043081 8767_ $$d2025-08-04$$eHybrid-OA$$jDEAL
001043081 909CO $$ooai:juser.fz-juelich.de:1043081$$pVDB$$pdriver$$pOpenAPC_DEAL$$popen_access$$popenaire$$popenCost$$pdnbdelivery
001043081 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)201575$$aForschungszentrum Jülich$$b0$$kFZJ
001043081 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)176328$$aForschungszentrum Jülich$$b1$$kFZJ
001043081 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)145837$$aForschungszentrum Jülich$$b2$$kFZJ
001043081 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)159350$$aForschungszentrum Jülich$$b4$$kFZJ
001043081 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)142562$$aForschungszentrum Jülich$$b6$$kFZJ
001043081 9131_ $$0G:(DE-HGF)POF4-523$$1G:(DE-HGF)POF4-520$$2G:(DE-HGF)POF4-500$$3G:(DE-HGF)POF4$$4G:(DE-HGF)POF$$9G:(DE-HGF)POF4-5234$$aDE-HGF$$bKey Technologies$$lNatural, Artificial and Cognitive Information Processing$$vNeuromorphic Computing and Network Dynamics$$x0
001043081 9141_ $$y2025
001043081 915__ $$0StatID:(DE-HGF)0200$$2StatID$$aDBCoverage$$bSCOPUS$$d2024-12-16
001043081 915__ $$0StatID:(DE-HGF)0300$$2StatID$$aDBCoverage$$bMedline$$d2024-12-16
001043081 915__ $$0StatID:(DE-HGF)1230$$2StatID$$aDBCoverage$$bCurrent Contents - Electronics and Telecommunications Collection$$d2024-12-16
001043081 915__ $$0LIC:(DE-HGF)CCBY4$$2HGFVOC$$aCreative Commons Attribution CC BY 4.0
001043081 915__ $$0StatID:(DE-HGF)0600$$2StatID$$aDBCoverage$$bEbsco Academic Search$$d2024-12-16
001043081 915__ $$0StatID:(DE-HGF)0100$$2StatID$$aJCR$$bAEU-INT J ELECTRON C : 2022$$d2024-12-16
001043081 915__ $$0StatID:(DE-HGF)0113$$2StatID$$aWoS$$bScience Citation Index Expanded$$d2024-12-16
001043081 915__ $$0StatID:(DE-HGF)0150$$2StatID$$aDBCoverage$$bWeb of Science Core Collection$$d2024-12-16
001043081 915__ $$0StatID:(DE-HGF)9900$$2StatID$$aIF < 5$$d2024-12-16
001043081 915__ $$0StatID:(DE-HGF)0510$$2StatID$$aOpenAccess
001043081 915__ $$0StatID:(DE-HGF)0030$$2StatID$$aPeer Review$$bASC$$d2024-12-16
001043081 915__ $$0StatID:(DE-HGF)1160$$2StatID$$aDBCoverage$$bCurrent Contents - Engineering, Computing and Technology$$d2024-12-16
001043081 915__ $$0StatID:(DE-HGF)0160$$2StatID$$aDBCoverage$$bEssential Science Indicators$$d2024-12-16
001043081 915__ $$0StatID:(DE-HGF)0199$$2StatID$$aDBCoverage$$bClarivate Analytics Master Journal List$$d2024-12-16
001043081 915pc $$0PC:(DE-HGF)0000$$2APC$$aAPC keys set
001043081 915pc $$0PC:(DE-HGF)0001$$2APC$$aLocal Funding
001043081 915pc $$0PC:(DE-HGF)0002$$2APC$$aDFG OA Publikationskosten
001043081 915pc $$0PC:(DE-HGF)0125$$2APC$$aDEAL: Elsevier 09/01/2023
001043081 920__ $$lyes
001043081 9201_ $$0I:(DE-Juel1)PGI-4-20110106$$kPGI-4$$lIntegrated Computing Architectures$$x0
001043081 9801_ $$aFullTexts
001043081 980__ $$ajournal
001043081 980__ $$aVDB
001043081 980__ $$aUNRESTRICTED
001043081 980__ $$aI:(DE-Juel1)PGI-4-20110106
001043081 980__ $$aAPC