001     1043081
005     20250804202237.0
024 7 _ |a 10.1016/j.aeue.2025.155863
|2 doi
024 7 _ |a 10.34734/FZJ-2025-02767
|2 datacite_doi
024 7 _ |a WOS:001510502500002
|2 WOS
037 _ _ |a FZJ-2025-02767
041 _ _ |a English
082 _ _ |a 620
100 1 _ |a Shamookh, Muhammad
|0 P:(DE-Juel1)201575
|b 0
|e Corresponding author
245 _ _ |a 3.35V High Voltage Electroforming System in 28nm with 5.3mV ripple and 46 % efficiency for H2O-based Memristors
260 _ _ |c 2025
|b Elsevier
336 7 _ |a article
|2 DRIVER
336 7 _ |a Output Types/Journal article
|2 DataCite
336 7 _ |a Journal Article
|b journal
|m journal
|0 PUB:(DE-HGF)16
|s 1750752159_31809
|2 PUB:(DE-HGF)
336 7 _ |a ARTICLE
|2 BibTeX
336 7 _ |a JOURNAL_ARTICLE
|2 ORCID
336 7 _ |a Journal Article
|0 0
|2 EndNote
520 _ _ |a This work demonstrates an on-chip high voltage (HV) generation, which is a critical requirement for memristor electroforming (EF) but is typically absent in smaller technology nodes. Key achievements of this study includes: 1) the development of a three-stage charge pump (CP) with an efficiency of 46.5%, delivering an EF voltage VEF of 3.35 V with a compliance current Icc of 184.9 μA from a 1.8 V supply voltage Vdd, without the need for HV-transistors in 28 nm CMOS process, and is based on preliminary work presented at the 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) in Volos, Greece [1]; 2) the electrostatic discharge (ESD) protection, meeting the requirements of Class C3 CDM (±300 V) and Class 1C HBM (±1.5 kV) as per JEDEC standards [2], employing three ESD diodes to handle positive (> 3.3 V) triggering ESD events and a single ESD diode for negative triggering ESD events above −1.87 V; and 3) the on-chip EF architecture for a 64 × 64 memristor crossbar array, as an active matrix (AM), through source and gate control of the compliance transistor. A ripple detection stage monitors voltage ripple at the three-stage CP bit-line (BL), halting gate pulses to the active compliance transistor and triggering EF for the next memristor in the left-to-right sequence. The proposed design is scalable to any m × n array and adaptable to various memristor applications, paving the way for fully integrated EF solutions in advanced technology nodes.
536 _ _ |a 5234 - Emerging NC Architectures (POF4-523)
|0 G:(DE-HGF)POF4-5234
|c POF4-523
|f POF IV
|x 0
536 _ _ |a BMBF 16ME0398K - Verbundprojekt: Neuro-inspirierte Technologien der künstlichen Intelligenz für die Elektronik der Zukunft - NEUROTEC II - (BMBF-16ME0398K)
|0 G:(DE-82)BMBF-16ME0398K
|c BMBF-16ME0398K
|x 1
700 1 _ |a Ashok, Arun
|0 P:(DE-Juel1)176328
|b 1
700 1 _ |a Zambanini, Andre
|0 P:(DE-Juel1)145837
|b 2
700 1 _ |a Geläschus, Anton
|0 P:(DE-HGF)0
|b 3
700 1 _ |a Grewing, Christian
|0 P:(DE-Juel1)159350
|b 4
700 1 _ |a Bahr, Andreas
|0 P:(DE-HGF)0
|b 5
700 1 _ |a van Waasen, Stefan
|0 P:(DE-Juel1)142562
|b 6
773 _ _ |a 10.1016/j.aeue.2025.155863
|0 PERI:(DE-600)2046900-7
|p 155863
|t International journal of electronics and communications
|v 200
|y 2025
|x 1434-8411
856 4 _ |y OpenAccess
|u https://juser.fz-juelich.de/record/1043081/files/1-s2.0-S1434841125002043-main.pdf
856 4 _ |y Restricted
|u https://juser.fz-juelich.de/record/1043081/files/HV_generation.pdf
909 C O |o oai:juser.fz-juelich.de:1043081
|p openaire
|p open_access
|p OpenAPC_DEAL
|p driver
|p VDB
|p openCost
|p dnbdelivery
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 0
|6 P:(DE-Juel1)201575
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 1
|6 P:(DE-Juel1)176328
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 2
|6 P:(DE-Juel1)145837
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 4
|6 P:(DE-Juel1)159350
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 6
|6 P:(DE-Juel1)142562
913 1 _ |a DE-HGF
|b Key Technologies
|l Natural, Artificial and Cognitive Information Processing
|1 G:(DE-HGF)POF4-520
|0 G:(DE-HGF)POF4-523
|3 G:(DE-HGF)POF4
|2 G:(DE-HGF)POF4-500
|4 G:(DE-HGF)POF
|v Neuromorphic Computing and Network Dynamics
|9 G:(DE-HGF)POF4-5234
|x 0
914 1 _ |y 2025
915 _ _ |a DBCoverage
|0 StatID:(DE-HGF)0200
|2 StatID
|b SCOPUS
|d 2024-12-16
915 _ _ |a DBCoverage
|0 StatID:(DE-HGF)0300
|2 StatID
|b Medline
|d 2024-12-16
915 _ _ |a DBCoverage
|0 StatID:(DE-HGF)1230
|2 StatID
|b Current Contents - Electronics and Telecommunications Collection
|d 2024-12-16
915 _ _ |a Creative Commons Attribution CC BY 4.0
|0 LIC:(DE-HGF)CCBY4
|2 HGFVOC
915 _ _ |a DBCoverage
|0 StatID:(DE-HGF)0600
|2 StatID
|b Ebsco Academic Search
|d 2024-12-16
915 _ _ |a JCR
|0 StatID:(DE-HGF)0100
|2 StatID
|b AEU-INT J ELECTRON C : 2022
|d 2024-12-16
915 _ _ |a WoS
|0 StatID:(DE-HGF)0113
|2 StatID
|b Science Citation Index Expanded
|d 2024-12-16
915 _ _ |a DBCoverage
|0 StatID:(DE-HGF)0150
|2 StatID
|b Web of Science Core Collection
|d 2024-12-16
915 _ _ |a IF < 5
|0 StatID:(DE-HGF)9900
|2 StatID
|d 2024-12-16
915 _ _ |a OpenAccess
|0 StatID:(DE-HGF)0510
|2 StatID
915 _ _ |a Peer Review
|0 StatID:(DE-HGF)0030
|2 StatID
|b ASC
|d 2024-12-16
915 _ _ |a DBCoverage
|0 StatID:(DE-HGF)1160
|2 StatID
|b Current Contents - Engineering, Computing and Technology
|d 2024-12-16
915 _ _ |a DBCoverage
|0 StatID:(DE-HGF)0160
|2 StatID
|b Essential Science Indicators
|d 2024-12-16
915 _ _ |a DBCoverage
|0 StatID:(DE-HGF)0199
|2 StatID
|b Clarivate Analytics Master Journal List
|d 2024-12-16
915 p c |a APC keys set
|2 APC
|0 PC:(DE-HGF)0000
915 p c |a Local Funding
|2 APC
|0 PC:(DE-HGF)0001
915 p c |a DFG OA Publikationskosten
|2 APC
|0 PC:(DE-HGF)0002
915 p c |a DEAL: Elsevier 09/01/2023
|2 APC
|0 PC:(DE-HGF)0125
920 _ _ |l yes
920 1 _ |0 I:(DE-Juel1)PGI-4-20110106
|k PGI-4
|l Integrated Computing Architectures
|x 0
980 1 _ |a FullTexts
980 _ _ |a journal
980 _ _ |a VDB
980 _ _ |a UNRESTRICTED
980 _ _ |a I:(DE-Juel1)PGI-4-20110106
980 _ _ |a APC


LibraryCollectionCLSMajorCLSMinorLanguageAuthor
Marc 21