

AUTOMATED CO-DESIGN OF QUBITS AND CRYOGENIC ELECTRONICS

Pau Dietz Romero ¹, Caner Toprak ¹, Lammert Duipmans ¹, Stefan van Waasen ^{1,2}, Lotte Geck ^{1,3}

¹ Peter Grünberg Institute (PGI), Integrated Computing Architectures (ICA | PGI-4), Forschungszentrum Jülich GmbH, Germany

² Faculty of Engineering, Communication Systems, University of Duisburg-Essen, Duisburg, Germany

³ Faculty of Electrical Engineering and Information Technology, RWTH Aachen University, Germany

MOTIVATION

- Need for common understanding between quantum physicists and electrical engineers to enable **scalable qubit-electronics interfaces**
- Interdisciplinary IC Verification via **Co-Simulation**
- Interdisciplinary IC Optimization via **Co-Design**

METHODS


Systems Engineering:

Electronic design is constrained by system and qubit requirements.

System Requirements	$A_1 \text{ million qubits} = 0.25 \text{ cm}^2$ $P_{\text{cooling } 1 \text{ million qubits}} = 3 \text{ W}$
Control Electronics	Low Clock Frequency → Digital Power Low Signal Amplitude → Analog Power Tight Electronic Specifications → Footprint Optimized Signal Waveform → Analog Power
Qubit Requirements	$d_{\text{shuttle}} = 10 \text{ } \mu\text{m}$ $E_{\text{orb}} = 1 \text{ meV}$ $v_{\text{shuttle}} = 5 \frac{\text{m}}{\text{s}}$

Co-Design Workflow:


- First, the ideal shuttling signal is determined.
- Second, a behavioral circuit model approximates the ideal signal.
- Finally, the simulated IC design is fine-tuned.




[1] © 2025 IEEE

RESULTS


The circuit parameters and shuttle signals have been optimized in an automated three-step process.




Circuit Topology of Trapezoidal Signal Generator [1] © 2025 IEEE



SpinBus Architecture representing a sparse qubit grid for Spin Qubits [2]



Shuttling Waveform in the different abstraction levels of the co-design process starting from an ideal signal to a transistor-level-simulation.



Resulting confinement of the electron qubit expressed by the orbital splitting which influences robustness against disturbances. A minimal orbital splitting energy of 1 meV with minimum power consumption of 3.6 μW was determined.

CONCLUSION & OUTLOOK

- The co-design framework [1] has been demonstrated on the use case of spin qubit shuttling.
- Two circuits were optimized to achieve the qubit orbital splitting requirements while minimizing power dissipation.
- Next, the co-design will be extended to increase shuttling fidelity in a valley aware valley splitting shuttling path.

COOPERATION

PGI-8, Forschungszentrum Jülich GmbH
Shuttling Strategies using optimized velocity Modulation

PGI-11, Forschungszentrum Jülich GmbH
Experimental Physics and Qubit Development

icecirc
Planned Spin-Off and associated Partner



¹ Dietz Romero, P., Toprak, C., Duipmans, L., van Waasen, S., & Geck, L. (2025). Co-simulation for automated optimization of integrated cryogenic qubit electronics. SMACD Conference. Figures reprinted with permission from IEEE © 2025 IEEE

² Künne, M., Willmes, A., Oberländer, M., Gorjaew, C., Teske, J., Bhardwaj, H., Beer, M., Kammerloher, E., Otten, R., Seidel, I., Xue, R., Schreiber, L., & Bluhm, H. (2024). The SpinBus architecture: Scaling spin qubits with electron shuttling. Nature Communications.