001049771 001__ 1049771
001049771 005__ 20251229170405.0
001049771 0247_ $$2doi$$a10.22323/1.466.0451
001049771 037__ $$aFZJ-2025-05555
001049771 1001_ $$0P:(DE-Juel1)198707$$aSchlepphorst, Simon$$b0$$eCorresponding author$$ufzj
001049771 1112_ $$aThe 41st International Symposium on Lattice Field Theory$$cLiverpool$$d2024-07-28 - 2024-08-03$$gLATTICE2024$$wUK
001049771 245__ $$aPorting Lattice QCD benchmark to upcoming STX stencil/tensor accelerator
001049771 260__ $$aTrieste, Italy$$bSissa Medialab Trieste, Italy$$c2025
001049771 29510 $$aProceedings of The 41st International Symposium on Lattice Field Theory — PoS(LATTICE2024)
001049771 300__ $$a451 pp.
001049771 3367_ $$2ORCID$$aCONFERENCE_PAPER
001049771 3367_ $$033$$2EndNote$$aConference Paper
001049771 3367_ $$2BibTeX$$aINPROCEEDINGS
001049771 3367_ $$2DRIVER$$aconferenceObject
001049771 3367_ $$2DataCite$$aOutput Types/Conference Paper
001049771 3367_ $$0PUB:(DE-HGF)8$$2PUB:(DE-HGF)$$aContribution to a conference proceedings$$bcontrib$$mcontrib$$s1767023648_17370
001049771 3367_ $$0PUB:(DE-HGF)7$$2PUB:(DE-HGF)$$aContribution to a book$$mcontb
001049771 520__ $$aDeveloped under the European Processor Initiative (EPI), the STX stencil/tensor accelerator aims to achieve a 5-10x higher energy efficiency over general purpose compute units. The architecture consists of specialized MIMD compute units which are supported and controlled by RISC-V cores. We describe a co-design effort between hardware, software, and application development focused around porting a LQCD benchmark to this new architecture.
001049771 536__ $$0G:(DE-HGF)POF4-5111$$a5111 - Domain-Specific Simulation & Data Life Cycle Labs (SDLs) and Research Groups (POF4-511)$$cPOF4-511$$fPOF IV$$x0
001049771 536__ $$0G:(GEPRIS)460248186$$aDFG project G:(GEPRIS)460248186 - PUNCH4NFDI - Teilchen, Universum, Kerne und Hadronen für die NFDI (460248186)$$c460248186$$x1
001049771 536__ $$0G:(BMBF)16ME0507K$$aEPI SGA2 (16ME0507K)$$c16ME0507K$$x2
001049771 536__ $$0G:(DE-Juel1)BMFTR-16ME0605$$aSTXDemo - Energieoptimierte Supercomputer-Hardware durch Stencil- und Tensor-Beschleuniger (BMFTR-16ME0605)$$cBMFTR-16ME0605$$x3
001049771 588__ $$aDataset connected to CrossRef Conference
001049771 7001_ $$0P:(DE-Juel1)132171$$aKrieg, Stefan$$b1$$ufzj
001049771 773__ $$a10.22323/1.466.0451
001049771 8564_ $$uhttps://juser.fz-juelich.de/record/1049771/files/LATTICE2024_451.pdf$$yRestricted
001049771 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)198707$$aForschungszentrum Jülich$$b0$$kFZJ
001049771 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)132171$$aForschungszentrum Jülich$$b1$$kFZJ
001049771 9131_ $$0G:(DE-HGF)POF4-511$$1G:(DE-HGF)POF4-510$$2G:(DE-HGF)POF4-500$$3G:(DE-HGF)POF4$$4G:(DE-HGF)POF$$9G:(DE-HGF)POF4-5111$$aDE-HGF$$bKey Technologies$$lEngineering Digital Futures – Supercomputing, Data Management and Information Security for Knowledge and Action$$vEnabling Computational- & Data-Intensive Science and Engineering$$x0
001049771 9141_ $$y2025
001049771 920__ $$lyes
001049771 9201_ $$0I:(DE-Juel1)JSC-20090406$$kJSC$$lJülich Supercomputing Center$$x0
001049771 980__ $$acontrib
001049771 980__ $$aEDITORS
001049771 980__ $$aVDBINPRINT
001049771 980__ $$acontb
001049771 980__ $$aI:(DE-Juel1)JSC-20090406
001049771 980__ $$aUNRESTRICTED