% IMPORTANT: The following is UTF-8 encoded.  This means that in the presence
% of non-ASCII characters, it will not work with BibTeX 0.99 or older.
% Instead, you should use an up-to-date BibTeX implementation like “bibtex8” or
% “biber”.

@ARTICLE{Salwa:1050048,
      author       = {Salwa, Yasmeen Neyaz and Ashok, A. and Schiek, Michael and
                      Grewing, C. and Zambanini, A. and van Waasen, S.},
      title        = {{S}calable 28nm {IC} implementation of coupled oscillator
                      network featuring tunable topology and complexity},
      reportid     = {FZJ-2025-05762, arXiv:2505.10248},
      year         = {2025},
      abstract     = {Integrated circuit implementations of coupled oscillator
                      networks have recently gained increased attention. The focus
                      is usually on using these networks for analogue computing,
                      for example for solving computational optimization tasks.
                      For use within analog computing, these networks are run
                      close to critical dynamics. On the other hand, such networks
                      are also used as an analogy of transport networks such as
                      electrical power grids to answer the question of how exactly
                      such critical dynamic states can be avoided. However,
                      simulating large network of coupled oscillators is
                      computationally intensive, with specifc regards to
                      electronic ones. We have developed an integrated circuit
                      using integrated Phase-Locked Loop (PLL) with modifications,
                      that allows to flexibly vary the topology as well as a
                      complexity parameter of the network during operation. The
                      proposed architecture, inspired by the brain, employs a
                      clustered architecture, with each cluster containing 7 PLLs
                      featuring programmable coupling mechanisms. Additionally,
                      the inclusion of a RISC-V processor enables future
                      algorithmic implementations. Thus, we provide a practical
                      alternative for large-scale network simulations both in the
                      field of analog computing and transport network stability
                      research.},
      cin          = {PGI-4},
      cid          = {I:(DE-Juel1)PGI-4-20110106},
      pnm          = {5234 - Emerging NC Architectures (POF4-523)},
      pid          = {G:(DE-HGF)POF4-5234},
      typ          = {PUB:(DE-HGF)25},
      eprint       = {2505.10248},
      howpublished = {arXiv:2505.10248},
      archivePrefix = {arXiv},
      SLACcitation = {$\%\%CITATION$ = $arXiv:2505.10248;\%\%$},
      url          = {https://juser.fz-juelich.de/record/1050048},
}