% IMPORTANT: The following is UTF-8 encoded.  This means that in the presence
% of non-ASCII characters, it will not work with BibTeX 0.99 or older.
% Instead, you should use an up-to-date BibTeX implementation like “bibtex8” or
% “biber”.

@INPROCEEDINGS{Manea:1050458,
      author       = {Manea, Paul-Philipp and Leroux, Nathan and Neftci, Emre and
                      Strachan, John Paul},
      title        = {{G}ain {C}ell-based {A}nalog {C}ontent {A}ddressable
                      {M}emory for {D}ynamic {A}ssociative {T}asks in {AI}},
      publisher    = {IEEE},
      reportid     = {FZJ-2026-00228},
      pages        = {1-5},
      year         = {2025},
      abstract     = {analog Content Addressable Memories (aCAMs)have proven
                      useful for associative Compute-in-Memory (CIM)applications
                      like Decision Trees, Finite State Machines,
                      andHyper-dimensional Computing. While non-volatile
                      implementa-tions using FeFETs and ReRAM devices offer speed,
                      power,and area advantages, they suffer from slow write
                      speeds andlimited write cycles, making them less suitable
                      for computa-tions involving fully dynamic data patterns. To
                      address theselimitations, in this work, we propose a
                      capacitor gain cell-based aCAM designed for dynamic
                      processing, where frequentmemory updates are required. Our
                      system compares analog inputvoltages to boundaries stored in
                      capacitors, enabling efficientdynamic tasks. We demonstrate
                      the application of aCAM withintransformer attention
                      mechanisms by replacing the softmax-scaled dot-product
                      similarity with aCAM similarity, achievingcompetitive
                      results. Circuit simulations on a TSMC 28 nmnode show
                      promising performance in terms of energy
                      efficiency,precision, and latency, making it well-suited for
                      fast, dynamic AIapplications.},
      month         = {May},
      date          = {2025-05-25},
      organization  = {2025 IEEE International Symposium on
                       Circuits and Systems (ISCAS), London
                       (United Kingdom), 25 May 2025 - 28 May
                       2025},
      cin          = {PGI-14 / PGI-15},
      cid          = {I:(DE-Juel1)PGI-14-20210412 / I:(DE-Juel1)PGI-15-20210701},
      pnm          = {5234 - Emerging NC Architectures (POF4-523)},
      pid          = {G:(DE-HGF)POF4-5234},
      typ          = {PUB:(DE-HGF)8},
      doi          = {10.1109/ISCAS56072.2025.11044190},
      url          = {https://juser.fz-juelich.de/record/1050458},
}