

Measurement-Free Quantum Error Correction Optimized for Biased Noise

Katharina Brechtelsbauer^{1,*}, Friederike Butt,^{2,3} David F. Locher^{1,2,3}, Santiago Higuera Quintero¹,
Sebastian Weber¹, Markus Müller^{1,2,3} and Hans Peter Büchler¹

¹*Institute for Theoretical Physics III and Center for Integrated Quantum Science and Technology,
University of Stuttgart, Pfaffenwaldring 57, 70569 Stuttgart, Germany*

²*Institute for Quantum Information, RWTH Aachen University, 52074 Aachen, Germany*

³*Institute for Theoretical Nanoelectronics (PGI-2), Forschungszentrum Jülich, 52428 Jülich, Germany*

(Received 23 May 2025; revised 10 September 2025; accepted 22 October 2025; published 1 December 2025)

In this paper, we derive optimized measurement-free protocols for quantum error correction and the implementation of a universal gate set optimized for an error model that is noise biased. The noise bias is adapted for neutral-atom platforms, where two- and multi-qubit gates are realized with Rydberg interactions and are thus expected to be the dominant source of noise. Careful design of the gates allows us to further reduce the noise model to Pauli-Z errors. In addition, the presented circuits are robust to arbitrary single-qubit gate errors, and we demonstrate that the break-even point can be significantly improved compared to fully fault-tolerant measurement-free schemes. The obtained logical qubits with their suppressed error rates on logical gate operations can then be used as building blocks in a first step of error correction in order to push the effective error rates below the threshold of a fully fault-tolerant and scalable quantum error-correction scheme.

DOI: [10.1103/prxquantum.6.040349](https://doi.org/10.1103/prxquantum.6.040349)

I. INTRODUCTION

Achieving fault tolerance is one of the key challenges in the field of quantum computing. Quantum error correction (QEC) is a promising tool to protect quantum information against noise [1]. Recently, great progress has been made in the implementation of QEC codes on various quantum computing platforms [2–7]. Fault-tolerant quantum computing requires the ability to encode logical qubits, to correct errors, and to perform logical gates, while suppressing the uncontrolled spread of errors during these operations. However, a QEC code with a transversal universal logical gate set cannot exist [8]. Promising candidates for the completion of universal logical gate sets are, e.g., magic state injection [9,10] and code switching [11,12]. However, most of these implementations as well as many QEC protocols require midcircuit measurements and feedforward operations. On many platforms, measurements are slow and thus induce high error rates on idling qubits. There are several proposals to speed up measurements, such as enhancing the photon signal using optical cavities

[13,14] or by means of several auxiliary qubits [15,16]. An alternative is measurement-free QEC [17–24]. Here, instead of measuring auxiliary qubits and applying feedback depending on the measurement outcome, the coherent feedback is directly implemented with quantum gates controlled by the auxiliary qubits. Entropy is then removed from the system by resetting the auxiliary qubits afterward. Fault-tolerant circuits for error correction without midcircuit measurements have been proposed in Refs. [25,26], and recently, measurement-free, fault-tolerant, and scalable universal logical gate sets have been constructed [27,28]. Although measurement-free QEC does not require midcircuit measurements, it comes with the cost of additional quantum gates in the feedback and thus higher gate fidelities are required. To reduce the requirements and optimize the threshold, it is beneficial to tailor the QEC protocols toward the characteristics of the respective platforms [29–31].

One promising platform for quantum computing are neutral atoms that are trapped in optical tweezers [5,6,32–40]. Tweezer arrays allow one to arrange atoms in flexible geometries and offer the possibility of reshuffling atoms during the computation, which implies high connectivities [41]. Furthermore, the arrays can be scaled up to large numbers of qubits, and recently arrays with thousands of qubits have been demonstrated [40]. The qubits are encoded in long-lived electronic states, e.g., different hyperfine ground states or clock states. High-fidelity

*Contact author: brechtelsbauer@itp3.uni-stuttgart.de

Published by the American Physical Society under the terms of the [Creative Commons Attribution 4.0 International license](https://creativecommons.org/licenses/by/4.0/). Further distribution of this work must maintain attribution to the author(s) and the published article's title, journal citation, and DOI.

single-qubit gates can be implemented using laser or microwave pulses. Entangling gates make use of the Rydberg blockade mechanism, where the excitation of one atom to a Rydberg state blocks the excitation of neighboring atoms [42]. Furthermore, the blockade mechanism natively supports the implementation of multi-qubit gates. In recent years, great progress has been made in achieving high-fidelity single- and two-qubit gates [34–37,43–45]. Typical sources of noise are laser noise, photon recoil, and decay from the Rydberg state. Careful gate design allows to simplify the physical noise model, e.g., by converting all errors to erasure errors [46,47] or to phase errors [31,48].

In this work, we construct reduced QEC circuits and a universal logical gate set for a measurement-free setup, where Z errors on two- and multi-qubit gates dominate the noise model. This biased-noise model allows us to decrease the qubit and gate overhead and thus push the break-even point (at which logical errors become less likely than physical errors) into a regime that is feasible with state-of-the-art experiments. We encode the logical qubits in $[[7, 1, 3]]$ Steane codes, which allows for the transversal realization of Clifford gates. To implement the T gate we invent protocols for measurement-free magic state injection that are fault tolerant under the biased-noise model. Remarkably, we find that the protocols are even robust to arbitrary errors on single-qubit gates. Furthermore, we show that the discussed protocols can still be used to suppress the logical error rate even if the noise is not perfectly biased and bit-flip errors on two- and multi-qubit gates occur with a small probability.

The seven-qubit Steane code allows the correction of up to one physical error. The general idea is that such a first round of error correction optimized for a platform-specific noise model allows one to reduce the error rate of the logical operations below the threshold of a scalable and fully fault-tolerant error-correction protocol. The obtained logical qubits with their suppressed error rates can then be used as building blocks for more general QEC codes, where physical error rates lie above the threshold, to perform universal quantum computation.

The rest of this work is structured as follows. In Sec. II we review the seven-qubit Steane code and introduce the biased-noise model. In Sec. III we present the reduced QEC circuits and the T gate and discuss the logical-noise model of all relevant quantum operations. In Sec. IV we consider more general noise models and discuss the effects of imperfect noise bias. In Sec. V we discuss possible implementations on Rydberg platforms. Finally, we conclude in Sec. VI.

II. SETUP

Our goal is to provide logical qubits with reduced error rates that can be used as building blocks for higher-level error-correction protocols or to directly perform quantum

algorithms. This requires the ability to encode information into the logical subspace, QEC protocols, and a universal logical gate set. While all these building blocks are usually built on midcircuit measurements, we aim to provide measurement-free protocols.

As logical qubits we use the seven-qubit Steane code [49]. The $[[7, 1, 3]]$ Steane code encodes $k = 1$ logical qubit into $n = 7$ physical qubits. The code has distance $d = 3$ and is designed to independently correct bit-flip errors and phase errors on up to one qubit. The code is defined by the stabilizer group generated by the operators (see Fig. 1)

$$\begin{aligned} X_0X_1X_2X_3, & \quad Z_0Z_1Z_2Z_3, \\ X_0X_3X_4X_5, & \quad Z_0Z_3Z_4Z_5, \\ X_0X_1X_5X_6, & \quad Z_0Z_1Z_5Z_6. \end{aligned} \quad (1)$$

The X stabilizers enable the correction of Z errors and the Z stabilizers enable the correction of X errors. The logical operators $X_L = X_1X_2X_6$ and $Z_L = Z_1Z_2Z_6$ act on one side of the triangle (see Fig. 1). A convenient property of the Steane code is that many logical gates can be performed transversally; in particular, the logical H gate is realized by applying a physical H gate to every single data qubit, the logical S gate is realized by applying a physical S^\dagger gate to every data qubit, and the logical CZ -gate is obtained by applying physical CZ -gates to every pair of data qubits in the two code blocks. The only gate that is missing for universality is the T gate, which can be implemented by means of magic state injection or code switching.

A compact circuit for fault-tolerantly encoding $|0_L\rangle$ without midcircuit measurements is given in Ref. [25] and fault-tolerant QEC cycles without midcircuit measurements are presented in Refs. [25,26]. As already mentioned, for the universal gate set on the Steane code one only needs to implement a T gate, as all other gates needed for universality can be performed transversally. In Ref. [27], a measurement-free fault-tolerant T gate for the Steane code is presented based on code switching. Here, we consider a platform-specific noise model, to reduce the requirements for the error-correction cycles and the T gate.

Inspired by Rydberg quantum processors [31,48], we consider a platform that natively supports single-qubit rotations (in particular the X , H , S , and T gates) as well as multi-controlled Z gates (the CZ -, CCZ -, and $CC CZ$ -gates), and controlled-phase- (CP) gates. Initially, we assume that the only gates that can fail are the two- and multi-qubit gates with noise channels

$$\mathcal{E}_l(\rho) = (1 - p)\rho + \frac{p}{2^l - 1} \sum_{P \in \{I, Z\}^{\otimes l} \setminus I^{\otimes l}} P\rho P, \quad (2)$$

where l is the number of qubits involved in the gate and p is the error rate. The noise model is illustrated exemplarily




FIG. 1. (a) An exemplary circuit. Our set of basis gates includes controlled-phase gates [in particular the controlled-Z-(CZ) gate and the controlled-S (CS^\dagger) gate], the H , X , and T gates and the multi-controlled Z gates (e.g., the CCZ-gate). Initially, we assume the noise model defined in Eq. (2), where only Z -type errors appear after two- and multi-qubit gates. (b) The $[[7, 1, 3]]$ -qubit Steane code. The code has distance $d = 3$ and is designed to correct bit-flip errors and phase errors on up to one qubit. The code is defined by the stabilizer group generated by the operators shown. The logical X_L and Z_L operators act on one side of the triangle.

in Fig. 1 and a detailed discussion of the validity of this noise model is given in Appendix A. In Sec. IV we extend our results to more general noise models including faulty single-qubit gates, faulty initialization, and bit-flip errors after two- and multi-qubit gates.

The biased-noise model suggests that it is sufficient to use a QEC code for correcting Z errors only. However, with the above gate set Z errors can be converted into X errors that are then no longer correctable. For example, a controlled- X (CX) gate with the assumed gate set would be compiled into two H gates and a CZ-gate. If the CZ-gate fails and a Z error occurs, the H gate rotates the Z error into an X error. Thus, we consider the seven-qubit Steane code that can correct X errors as well. The benefit of the biased-noise model enters in the form of reduced requirements for fault-tolerant error-correction cycles and the logical T gate.

III. LOGICAL QUBITS WITH BIADED NOISE

In this section we first present the measurement-free circuits for encoding of $|0_L\rangle$, error correction and the T gate and in particular show that the requirements for the error-correction cycle and the implementation of the T gate can be reduced for the biased-noise model. Afterward, we discuss the logical-noise model of all building

blocks and compare the measurement-free QEC cycle and T gate with measurement-based schemes in the presence of idling noise.

A. Encoding of $|0_L\rangle$

We use the circuit presented in Ref. [25] to encode the state $|0_L\rangle$ in a measurement-free fashion. The encoding circuit is shown in Appendix E, in Fig. 9. The logical zero state is initially encoded non-fault-tolerantly. Note that while in general weight-2 errors cannot be corrected in the $[[7, 1, 3]]$ Steane code, this is possible when encoding the $|0_L\rangle$ state, since here the desired logical state is known. To detect potential weight-2 errors, the operator Z_L and the stabilizer $Z_0Z_2Z_4Z_6$ are subsequently mapped out into auxiliary qubits. If a dangerous weight-2 error has occurred, both auxiliary qubits are flipped. In this case, the qubit in the middle of the Steane triangle has to be flipped, such that at most a weight-1 error is left. To correct the error without measurement, one applies a controlled-controlled-X (CCX) gate, controlled by the two auxiliary qubits. The circuit is fault tolerant with respect to a general depolarizing noise model. However, also for the biased noise model weight-2 errors during the non-fault-tolerant encoding can appear, making the Z_L and stabilizer extractions indispensable.

B. Error-correction cycle with biased noise

The reduced error-correction cycle for the Steane code with biased noise is illustrated in Fig. 2. We verify numerically that the QEC protocol is fault tolerant with respect to the biased-noise model in Eq. (2) by simulating all possible error patterns, where one gate fails (see also Appendix B). In the Steane code X and Z errors can be corrected independently. Thus, we first extract the Z stabilizers to detect X errors and apply a coherent feedback operation to correct them. To correct Z errors, we then apply a logical H gate (a physical H gate to all data qubits) to transform Z errors into X errors and again apply the circuit for correcting X errors. Finally, another logical H gate is applied to map the state back to the initial logical state. The extraction of an overcomplete set of stabilizers in the second half of the protocol ensures that a single error on the syndrome qubits cannot lead to wrong feedback, such that a faulty error-correction cycle cannot introduce combinations of X and Z errors. In the first half of the error-correction protocol such errors can appear if a CZ-gate fails on both qubits during the stabilizer extraction. Such a fault leads immediately to a Z error on one data qubit and in addition to an X error after the feedback [propagated by the gate marked in red in Fig. 2(b)]. However, in the second half of the protocol the Z error is corrected, such that the remaining error is a weight-1 X error.

It is important to point out that the Steane code allows one to correct X and Z errors independently and combinations of X and Z errors are thus in principle correctable.




FIG. 2. Circuits for error correction and the T gate. (a) The schematic circuit for the error-correction scheme. For the second round of stabilizer extraction an additional stabilizer $X_0X_2X_4X_6$ (gray gates) has to be mapped out to avoid combinations of X and Z errors. However, this is only required before performing logical T and S gates. Otherwise, the extraction of an overcomplete set is not required and the feedback for correcting Z errors is similar to the feedback for correcting X errors (first green box). We refer to this as the reduced error-correction cycle. (b) The detailed error-correction circuit. (c) Magic state injection. (d) Logical encoding of the magic state. (e) The logical CS-gate with subsequent reset on the control. The detailed circuits for the encoding of the magic state and the logical CS-gate with subsequent reset are shown in Appendix E. The operation R describes qubit reset.

However, a logical S or T gate transforms such an error combination into a different weight-2 error that is not correctable. Therefore, we have to extract the overcomplete set of stabilizers before performing a logical phase gate. This implies that the circuit can be shortened by removing the additional stabilizer extraction if no S or T gate follows before the next error-correction round. In this shortened circuit, the feedback for correcting Z errors is similar to the feedback for correcting X errors. In the following, we refer to this as the *reduced error-correction cycle*.

Typically, when considering more general noise models such as the depolarizing noise model, error-correction protocols come along with more overhead. Here, we give a brief overview of why our error-correction protocol is

applicable for biased noise. One typical kind of error preventing fault tolerance is the hook error, where one syndrome qubit is flipped during the syndrome extraction and the error then spreads to several data qubits via the remaining entangling gates in the syndrome extraction. However, since the biased-noise model gives rise only to Z errors after two-qubit gates, hook errors cannot occur. Similarly, failures during the feedback on the syndrome qubits do not have any effect, since Z -type errors commute with CCZ -gates. Another typical error type consists of errors during the syndrome extraction on data qubits that lead to erroneous corrections. For example, if an X error happens on data qubit 0 during the extraction of the first Z stabilizer this triggers the remaining stabilizers, but the first stabilizer

is not affected, which leads to an erroneous correction of data qubit 5 and thus a weight-2 error. However, for the biased-noise model the only errors that can happen during the extraction of the stabilizers are Z errors, which do not trigger Z stabilizers.

C. T gate with magic state injection

One way to implement a logical T gate on the Steane code is magic state injection. Here, the idea is to prepare a logical auxiliary qubit in a magic state

$$|M_L\rangle = (|0_L\rangle + \exp(i\pi/4)|1_L\rangle)/\sqrt{2}, \quad (3)$$

that has imprinted the desired $\pi/4$ phase. The phase is then injected onto the logical qubit by entangling it with the magic state and after measuring the auxiliary logical qubit applying a logical S gate depending on the outcome. This approach is especially suitable for the Steane code with the transversal S gate. To perform magic state injection in a measurement-free manner, one can in principle replace the measurement with subsequent S gate by a logical CS-gate [19]. However, the logical CS-gate is not transversal. Thus, to perform a logical T gate, we have to find a way to encode the magic state in a measurement-free manner and to implement a measurement-free CS-gate. Since the magic state is thrown away after the injection, we can relax the requirements on the measurement-free CS-gate. The schematic circuit for the magic state preparation and the logical CS-gate with subsequent reset on the control qubit is shown in Fig. 2; the detailed circuits are shown in Appendix E.

To fault-tolerantly encode the magic state, we initially encode it non-fault-tolerantly [red box in Fig. 2(d)]. This is then followed by the extraction of all three Z stabilizers (orange box) and a verification step (yellow box). The verification ensures that the prepared state is the magic state $|M_L\rangle$ and not the orthogonal state $Z_L|M_L\rangle$. If the state $Z_L|M_L\rangle$ was prepared, the verification flag would be raised. The extraction of Z stabilizers is needed, since pairs of weight-1 X and Z errors that can appear during the non-fault-tolerant encoding are transformed into noncorrectable errors by the verification. In a measurement-based scheme one would now measure the syndromes and the verification flag, and then prepare a new magic state if the verification flag was raised or an X error was detected. To make this measurement-free, we always encode a second magic state in a non-fault-tolerant manner, analogously to the first magic state preparation. Furthermore, the information if any X error has occurred is encoded into a flag (the syndrome flag). Finally, we collect the information of the syndrome flag and the verification flag into one new flag that is used to control a logical SWAP-gate on the two magic states. If the syndrome extraction or the verification detects an error, the two magic states are swapped and the second

magic state is used for the T gate. The logical SWAP-gate with single-qubit control can be implemented with logical CCZ- and H gates. To reduce the number of required qubits, we first encode the syndrome and verification flags and prepare the final control flag and afterward encode the second magic state as illustrated in Fig. 2.

To perform the CS-gate with subsequent reset, we encode the logical Z -operator $Z_L = Z_4Z_5Z_6$ of the logical magic state qubit into auxiliary qubits [pink boxes in Fig. 2(e)], which are then used to control physical CS-gates [19]. To ensure fault tolerance, every CS-gate is controlled by a freshly encoded auxiliary qubit. In addition, there are two rounds of Z stabilizer measurements (orange boxes) before extracting the logical Z -operator, to detect errors on qubits 4, 5, and 6. If such an error is detected, the information on the auxiliary qubit is flipped (included in the extraction of logical Z in Fig. 2). Resetting one of the auxiliary qubits collapses the magic state into the state $|0_L\rangle$ or $|1_L\rangle$. However, since the magic state injection requires only a classical control anyway, this does not affect the successful implementation of the T gate.

Again, fault tolerance of the T gate with magic state injection with respect to the biased-noise model in Eq. (2) is verified numerically.

A promising alternative to achieve a logical universal gate set is code switching, where one switches between codes with complementary gate sets. As a comparison we simplify the measurement-free code switching protocols presented in Ref. [27] to the biased-noise model in Eq. (2). However, we find that with the noise bias a T gate based on reduced code switching has a substantially lower break-even point than the T gate based on our scheme for magic state injection. Thus, we focus on the magic state injection. Nevertheless, the reduced code switching can be useful for, e.g., the implementation of logical CCX-gates, which require only one round of code switching on every involved logical qubit, but at least four T gates and thus four rounds of magic state injection.

D. Logical-noise model

Next, we analyze the effective noise of the logical building blocks (gadgets). To find the effective errors on the logical qubit, we randomly place errors in a gadget using Monte Carlo sampling (see Appendix B). We then perform the faulty gadget on the test state $(|0_L\rangle + e^{i\pi/8}|1_L\rangle)/\sqrt{2}$ for single-qubit gadgets and $(|0_L0_L\rangle + e^{i\pi/8}|1_L0_L\rangle + e^{i\pi/8}|0_L1_L\rangle - e^{i\pi/4}|1_L1_L\rangle)/2$ for two-qubit gadgets. Afterward, we compare the final state with the state one obtains after performing the ideal gadget and deduce the Kraus operators. Note that in general to find the Kraus operators one has to perform state tomography. However, since we only place Pauli errors, the possible final errors in the considered circuits are X , Y , Z , and S -type errors, which can all be clearly distinguished using




FIG. 3. Characterization of the logical-noise model for (a) the error-correction cycle, and the encoding of (b) $|0_L\rangle$, (c) a logical CZ-gate, and (d) a logical T gate. Here and in the following, the dashed line represents the physical error rate p , to indicate the break-even point. For the encoding and the logical gates the dark lines refer to the bare gate and the light lines to the gate surrounded by error-correction cycles (extended rectangles). The points show the numerically simulated data and lines are the analytical estimates for the logical error rates (see Appendix C). The bare logical CZ- and T gates can only give rise to Z errors. In principle, for the logical CZ-gate and the T gate surrounded by QEC one also finds X and Y -type errors. X and Y -type errors for the extended CZ- and T gate and the noise model for extended H and S gate are shown in Appendix C.

the above state. The rates of these errors for the QEC cycle, the CZ-gate, the encoding of $|0_L\rangle$, and the T gate are shown in dark colors in Fig. 3. In the following, we first discuss the logical-noise model of the error-correction circuit and then summarize the main findings for the encoding, the logical CZ-gate, and the logical T gate.

We find that the error-correction cycle gives rise to X , Y , and Z -type errors. During the correction of X errors the extraction of the Z stabilizers can lead to Z errors while the feedback can result in X errors. During the correction of Z errors the stabilizer extraction gives rise to X errors and the feedback can lead to Z errors. Since we extract one more X stabilizer than Z stabilizers, the probability of X errors during syndrome extraction is higher than the probability of Z errors. Furthermore, if an overcomplete set of

stabilizers is used for the feedback an error on a syndrome cannot lead to wrong corrections on data qubits. Thus, the probability of having X errors is higher than the probability of Z errors. Logical Y errors can only appear if there are at least two X errors and two Z errors on the data qubits. In leading order (p^2) this is only the case if one CZ-gate fails during the extraction of the Z stabilizers on both qubits and one CZ-gate during the extraction of the X stabilizers on both qubits. As discussed before, overcomplete stabilizer extraction is not always required. For the reduced error-correction cycle (not shown), where only six stabilizers are mapped out, the probabilities of having a logical X error are reduced with respect to the overcomplete error-correction cycle, while the probability of having a Z error is increased.

The only logical error on the encoding of $|0_L\rangle$ is the X error. Since physical CZ gates can only have Z errors, the bare logical CZ-gate also only gives rise to Z errors. In particular, logical Z errors on both logical qubits are strongly suppressed, since they can only occur if two physical CZ gates fail on both involved qubits. The logical T gate also only introduces Z errors. In any case, the physical CZ- and CS-gates only give rise to Z errors on the data qubits of the logical qubit. On the magic state X errors can appear as well as on the auxiliary qubits during the logical CS-gate. However, the latter lead to wrongly applied S gates on the logical qubit and thus again to Z -type errors, while the former lead with equal probabilities to logical S_L or S_L^\dagger which is equivalent to a noise channel with Kraus operators I_L and Z_L .

So far, we have considered bare logical gates. However, the resulting noise model is not sufficient to estimate the probability of some quantum algorithm to fail on a logical level. The reason is that the correctable weight-1 errors are not accounted for in our logical-noise model. If several gates are performed successively, the weight-1 errors accumulate and can lead to a logical error. The accumulation of errors can be prevented by performing error-correction cycles between the gates. In the worst case, there is an error-correction cycle after each gate and an upper bound for the logical error rates can be estimated simulating the logical-noise model of a so-called extended rectangle including a gadget framed by error-correction cycles [50,51]. As the error-correction cycle that follows a gate is at the same time the error-correction cycle that precedes the next gate, we can subtract the logical error rate of one error-correction cycle from the logical error rate of the extended rectangle to estimate the upper bound on the logical error rates. By default, we use the reduced error-correction cycle to frame the bare gates. However, for the logical T gate the preceding cycle uses an overcomplete set of stabilizers. It depends on the algorithm where and how often error correction cycles are performed and the effective noise per gate lies between the error rates of the bare gates and the extended rectangles. The logical-noise

model including error correction is shown in light colors in Fig. 3.

As expected, the logical error rates for the extended rectangles are higher. In particular, we note that the probability of having a Z error on both logical qubits after a CZ-gate is also increased. This is because such errors can also appear if both preceding error-correction cycles have an XZ error, or one of the preceding error-correction cycles has an XZ error and in addition one physical CZ-gate fails. A detailed analysis of the logical-noise models is given in Appendix C.

In our analysis, we have so far assumed that multi-qubit gates error rates similar to those of two-qubit gates. However, high-fidelity CCCZ-gates have not yet been demonstrated. As a lower bound for the break-even point, we thus derive the break-even point for the QEC cycle and the T gate with all CCZ- and CCCZ-gates decomposed by single- and two-qubit gates [25,27]. We find that the break-even point of the QEC cycle is in this case lowered by a factor of 10, while the break-even point of the T gate decreases by a factor of 4. For the QEC-cycle lower error rates and thus higher break-even points can be achieved using auxiliary qubits to encode the CCCZ-gate (see Ref. [26] and Sec. V). However, these results emphasize that the availability of at least high-fidelity three-qubit gates is crucial for measurement-free quantum error correction.

E. Comparison with measurement-based schemes

Finally, we compare the performance of our measurement-free schemes with a measurement-based approach. Thus, we extend the noise model in Eq. (2) by idling noise and measurement errors. Measurements are performed in the Z basis and thus measurement errors correspond to a flip X before the measurement takes place. We assume measurement errors to occur with a probability $p_{\text{meas}} = 0.4p$ [5]. The dominant errors during idling are Z errors [41]. Since typical durations of gates are several orders of magnitude smaller than the qubit coherence times, idling errors during gates can be neglected [44,45,52,53]. The noise channel for the idling errors during measurements is given by

$$\mathcal{E}_{\text{idle,meas}}(\rho) = (1 - p_I)\rho + p_I Z \rho Z. \quad (4)$$

A measurement-based QEC cycle, that is optimized for the biased noise, is obtained by taking the measurement-free version shown in Fig. 2 and replacing the two gate-based feedbacks with measurements and feedforward feedback. Similarly, measurement-based magic state preparation optimized for biased noise is given by non-fault-tolerant encoding of the magic state, followed by Z stabilizer extraction and the encoding of a verification flag. Then, all syndrome qubits and the verification flag are measured and if necessary a second magic state is prepared




FIG. 4. Comparison of (a) the measurement-free QEC cycle and (b) the T gate with measurement-based schemes. In the green region, the measurement-free schemes have lower logical error rates than the measurement-based version. In the red region measurement-based schemes perform better. The error rates are obtained by summing over the error rates of input states $|0_L\rangle$ and $|+_L\rangle$.

non-fault-tolerantly. The injection is done in the usual way (see, e.g., Ref. [10]).

In Fig. 4 we compare the logical error rates of measurement-based and measurement-free schemes for different error rates.

IV. EFFECTS OF IMPERFECT NOISE BIAS

So far we have considered a simplified noise model, where only Z -type errors can happen on two- and multi-qubit gates. In this section we discuss the effects of more general noise models. First, we consider failures on single-qubit gates and afterward we discuss the effect of X and Y errors on two- and multi-qubit gates.

A. Faulty single-qubit gates

In addition to the noise model defined in Eq. (2), we allow X , Y , and Z errors for the single-qubit gates (H , X , T , and T^\dagger) with probabilities $p_1/3$. The corresponding noise channel is

$$\mathcal{E}_1(\rho) = (1 - p_1)\rho + p_1/3 \sum_{P \in \{X, Y, Z\}} P \rho P. \quad (5)$$

Furthermore, we assume that the qubit initialization also fails with probability p_1 . If the initialization fails a qubit is prepared in $|1\rangle$ instead of $|0\rangle$. This is described by the noise channel

$$\mathcal{E}_I(\rho) = (1 - p_1)\rho + p_1 X \rho X. \quad (6)$$

We find numerically that all circuits presented in the previous section are still fault tolerant under these conditions. This can be understood in the following way. Typically, fault tolerance is endangered by two- and multi-qubit gates failing simultaneously on data qubits and syndrome qubits

and hook errors during syndrome extraction and magic state verification. While simultaneous errors on two qubits can obviously not be induced by faulty single-qubit gates, hook errors might in principle occur. However, the syndrome extraction consists of one H gate followed by four CZ-gates. Thus, if the H gate or the syndrome initialization fails, the effect on the data qubits is a stabilizer. Any single-qubit error during the magic state verification may result in a logical error on the first magic state, but is then always swapped with the second magic state and the scheme is still fault tolerant.

In Fig. 5 we show the break-even point for different $\alpha = p_1/p$ for the T gate and the QEC cycle. One data point in Fig. 5(b) is obtained in the following way [see also Fig. 5(a)]. We simulate the logical error rates for fixed α and different p for initial states $|0_L\rangle$ and $|+_L\rangle$ [54]. We then fit the sum of the error rates for $|0_L\rangle$ and $|+_L\rangle$ with a function of the form $ap^2 + bp^3$ and evaluate the break-even point, where the logical error rate is smaller than the physical error rate p , with $p_c = (-a + \sqrt{a^2 + 4b})/(2b)$. As expected, the break-even point is shifted to smaller error rates with increasing single-qubit failure rates p_1 . The dependence on p_1/p can be estimated in the following way. The probability of having two errors in the circuit is given by $c_{11}p_1^2 + c_{12}p_1p + c_{22}p^2$, where c_{11} is the number of possibilities that two single-qubit gates fail, c_{12} the number of pairs of errors on a single and one two-qubit gate, and c_{22} the number of errors on two two-qubit gates. The break-even point is then approximately given by

$$p_c = (c_{11}\alpha^2 + c_{12}\alpha + c_{22})^{-1}. \quad (7)$$

B. Bit flips on multi-qubit gates

If we allow for X and Y errors on two- and multi-qubit gates, the presented QEC circuit and the T gate are no longer fault tolerant. However, if the probabilities of X and Y errors are significantly smaller than for Z -type errors, our circuits can still suppress the logical error rate. To analyze this quantitatively, we consider the following noise model for two- and multi-qubit gates:

$$\begin{aligned} \tilde{\mathcal{E}}_l(\rho) = & (1-p)\rho + \frac{p(1-\epsilon)}{2^l-1} \sum_{P \in \{I,Z\}^{\otimes l} \setminus \{I^{\otimes l}\}} P \rho P \\ & + \frac{p\epsilon}{2^l(2^l-1)} \sum_{P \in \{I,X,Y,Z\}^{\otimes l} \setminus \{I,Z\}^{\otimes l}} P \rho P, \end{aligned} \quad (8)$$

where l is the number of qubits involved in the gate and ϵ is the proportion of non- Z -type errors. In the limit of $\epsilon = 0$ we obtain the perfectly Z -biased noise model.

In this case single X errors during syndrome extraction, the verification of the magic state, or feedback can lead to logical errors. However, for small values ϵ our circuits for the QEC cycle and the T gate can still suppress




FIG. 5. (a) Exemplary determination of the break-even points for the QEC circuit. (b) The break-even points for the QEC circuit and the T gate for different error rates $\alpha = p_1/p$ of the single-qubit gates. The lines correspond to fits of the form of Eq. (7).

the logical error rate. Furthermore, the logical noise of the T gate for nonzero ϵ is still dominated by Z errors, since the Steane code corrects all types of Pauli errors. In particular, the physical X errors that destroy the fault tolerance of the logical T gate can only lead to logical Z errors. The logical error rates with imperfect noise bias for the QEC cycle and the T gate are shown in Fig. 6 for different ϵ . In addition, we count the number of errors that destroy fault tolerance and estimate the critical values for ϵ , above which no break-even point exists (see Appendix D). We find that the analytically found critical value is around $\epsilon_c = 0.098$ for the QEC cycle and $\epsilon_c = 0.086$ for the T gate, which fits the numerical results.

V. IMPLEMENTATION

In this section we exemplarily illustrate efficient implementations of the reduced error-correction cycle and the encoding of $|0_L\rangle$ on a neutral-atom platform. So far, we have assumed all-to-all connectivity. In principle, neutral-atom platforms offer this kind of connectivity due to the possibility of shuttling operations. However, tweezer movements are slow and many shuttling operations can be avoided by carefully arranging the qubits in space. Furthermore, the presented protocols include multi-qubit gates such as the CCCZ-gate. While such gates are natively available on neutral-atom platforms due to the blockade




FIG. 6. The logical error rates for the imperfectly biased-noise model as specified in Eq. (8) for (a) the error-correction cycle and (b) the T gate. The shown error rates are obtained by summing over the error rates of input states $|0_L\rangle$ and $|+_L\rangle$. The lines correspond to the analytical estimates for the logical error rates (see Appendix D for the linear order and Appendix C for the quadratic).

mechanism [45,53,55], high-fidelity multi-qubit gates have not yet been realized experimentally. Here, we present possible implementations on a two-dimensional lattice with next-nearest-neighbor interactions, that require at most one shuttling operation and do not require four-qubit gates. The arrangement of the atoms is shown in Fig. 7. The qubits are placed such that most stabilizers can be mapped out without any additional operation.

For correcting X errors first all three Z stabilizers are mapped out into the syndrome qubits [step 1 in Fig. 7(a)]. While the red and the blue stabilizers can be mapped out without any additional operation, the extraction of the green stabilizer requires an intermediate auxiliary qubit, to perform operations between distant qubits. In particular, potential errors on the data qubit in the bottom-right corner of the green stabilizer are copied to the purple auxiliary qubit via a CX-gate [56]. Then, the error information is transferred to the syndrome qubit via another CX-gate. Finally, the auxiliary qubit and the data qubit are disentangled via an additional CX-gate. For the feedback




FIG. 7. The implementation of an error-correction cycle (a) and (b) the encoding of $|0_L\rangle$ (b) on a neutral-atom platform with next-nearest-neighbor interaction. The straight lines and arrows represent two-qubit gates (controlled- X , CX), and the dashed arrows represent three-qubit gates (CCX). Two parallel arrows indicate that after encoding the information into stabilizer or flag qubits the entangling gate is applied again to disentangle the auxiliary qubit. For the error-correction cycle this is not shown for steps 2 and 3, to keep the figure clear. However, steps 2 and 3 are always reverted. For the error-correction cycle step 1 (orange arrows) illustrates the extraction of one stabilizer, while steps 2–4 illustrate the feedback on one data qubit. For the encoding, we show the full implementation divided into three parts (non-fault-tolerant encoding, flag extraction, and stabilizer extraction with feedback). (c) Comparison of the logical error rates of the error-correction cycle and the encoding for all-to-all connectivity (light color) and next-nearest-neighbor connectivity (dark color). The dashed curve shows the logical error rate for $p_{CCZ} = 4.2p$.

on one data qubit, the syndrome qubit next to the data qubit has to be swapped with an auxiliary qubit (step 2). Then, the syndrome information of the two distant syndrome qubits is encoded into the auxiliary qubit using a next-nearest-neighbor CCX-gate (step 3). Subsequently, a CCX-gate between the auxiliary qubit, the closer syndrome qubit, and the data qubit is applied to perform the correction (step 4). Finally, steps 3 and 2 are reverted. This is repeated for the feedback on all remaining data qubits always with a new (or reset) auxiliary qubit to ensure fault tolerance. The feedback on the data qubit in the middle does not require the SWAP step (step 2); here, the information of the syndrome qubits of the green and red stabilizer is encoded into the orange auxiliary qubit. For the next round of error correction one either resets all auxiliary qubits (including syndromes) or provides fresh qubits via shuttling. Thus, a full error-correction cycle

requires at most one shuttling operation, if resets are not available. However, the implementation of error correction with overcomplete stabilizer extraction might require more shuttling operations.

For the encoding we first encode $|0_L\rangle$ non-fault-tolerantly by entangling data qubits. Here, operations between distant qubits can again be performed using intermediate auxiliary qubits. Then, Z_L is mapped to the red flag-qubit. Finally, the stabilizer $X_0X_2X_4X_6$ is mapped to the orange syndrome-qubit and feedback based on the flag and the syndrome qubit is applied to the data qubit in the middle of the Steane triangle.

The logical error rates for next-nearest-neighbor connectivity (dark color) and all-to-all connectivity with four-qubit gates (light color) are compared in Fig. 7(c). For the QEC cycle, we in addition show the logical error rates for three-qubit gate infidelities of $p_{CCZ} = 4.2p$ [45], where p is the two-qubit-gate infidelity. For the encoding we obtain similar logical error rates for $p_{CCZ} = 4.2p$ and $p_{CCZ} = p$. The logical error rates are higher than for all-to-all connectivity, due to the additional gates required for the next-nearest-neighbor connectivity. However, the break-even points are still in an experimentally realistic regime.

VI. CONCLUSIONS AND OUTLOOK

In this work, we have constructed measurement-free error-correction protocols and a universal gate set for setups, where the noise is dominated by phase errors on two- and multi-qubit gates. The noise bias has enabled us to reduce the qubit and gate overhead compared to previous measurement-free proposals [25–28] and thus to push the break-even point into a regime that is feasible with state-of-the-art neutral-atom experiments. We have analyzed the logical-noise model of the logical qubits as well as the impact of imperfections in the noise bias. For an asymmetric depolarizing noise model we have found that the presented schemes can be used to suppress the error rate if more than 90% of the errors in the two- and multi-qubit gates are Z errors.

In our work we have focused on the Steane code; however, we expect that the discussed protocols can be extended to other low-distance Calderbank-Shor-Steane (CSS) codes. Here, the detailed discussion of the circuit construction with biased noise in Sec. III might serve as instructions to reduce the measurement-free QEC circuit for other codes [25,26] and to introduce generalized measurement-free magic state injection schemes.

Our protocols allow to correct up to one Z or X error on the logical qubits. While this is not sufficient for suppressing errors arbitrarily well, our logical qubits might be used to push the logical error rate below the threshold of a fully fault-tolerant and scalable error-correcting code. The idea

is then to use our logical qubits as data qubits for higher-level error-correction protocols. In particular, we want to point out that these protocols include measurement-based error-correction schemes, even if measurements are slow. The reason is that the Steane code can be used to correct any single-qubit Pauli error, including errors that might occur while waiting for measurement results. Thus, the probability of having logical idling errors can also be suppressed. In conclusion, logical qubits encoded in the Steane code together with our platform-specific protocols might be a good starting point for the implementation of arbitrary scalable and universal error-correcting codes.

ACKNOWLEDGMENTS

We acknowledge funding by the Federal Ministry of Education and Research (BMBF) project MUNIQ-Atoms (Grant No. 13N16070). H.P.B., S.W., S.H.Q., and K.B. additionally acknowledge funding from the BMBF under the grant QRydDemo, and from the European Union (EU) Horizon Europe program HORIZON-CL4-2021-DIGITAL- EMERGING-01-30 via the project 101070144, “European Infrastructure for Rydberg Quantum Computing” (EuRyQa). F.B., D.L., and M.M. additionally acknowledge support from the Deutsche Forschungsgemeinschaft (German Research Foundation, DFG) under Germany’s Excellence Strategy “Cluster of Excellence Matter and Light for Quantum Computing (ML4Q) EXC 2004/1” (Grant No. 390534769), the BMBF via the within the project “Ion Quantum Processor with HPC Connection” (IQuAn) (Grant No. 13N15677), the European Research Council (ERC) Starting Grant QNets through Grant No. 804247, the U.S. Army Research Office through Grant No. W911NF-21-1-0007, the Intelligence Advanced Research Projects Activity (IARPA) under the Entangled Logical Qubits program through Cooperative Agreement No. W911NF-23-2-0216, the EU Horizon Europe research and innovation program under Grant Agreement No. 101114305 (“MILLENIUM-SGA1” EU Project), and the Munich Quantum Valley (K-8), which is supported by the Bavarian state government with funds from the Hightech Agenda Bayern Plus.

DATA AVAILABILITY

The data that support the findings of this paper are openly available [57].

APPENDIX A: DETAILS OF THE BIASED-NOISE MODEL

The ability to have a strong noise bias for two-qubit gates on Rydberg platforms has been discussed in several theory proposals [31,48]. The main idea is that leakage errors can be converted into Z -type errors. In the following we discuss this in more detail.

The fidelities of two- and multi-qubit gates are fundamentally limited by the finite lifetime of the Rydberg state. The ability to entangle qubits and thus the need of interactions between qubits require temporary population of the Rydberg state. However, Rydberg states suffer from decay and thus imprint decay channels on the qubit states. The possible decay processes depend on the encoding of the qubits and the choice of the Rydberg state. For the following discussion we need to distinguish three scenarios:

- (a) decay to the qubit state $|0\rangle$
- (b) decay to the qubit state $|1\rangle$
- (c) decay out of the qubit subspace

In typical implementations of CZ-gates, CP-gates, or CCCZ-gates, only the qubit state $|1\rangle$ has to be coupled to the Rydberg state [52,53]. Thus, for such two- or multi-qubit gates the qubit state $|1\rangle$ decays effectively via the channels discussed above, while the $|0\rangle$ -state is not affected. Consequently, decay to the qubit state $|1\rangle$ leads to phase-type errors. In the even that the atom has left the qubit subspace it can be reinitialized in the qubit subspace using, e.g., optical pumping [31] or SWAP-type gate operations [58,59]. The state in which the qubit is reinitialized determines the final effective noise. If it is initialized in a maximally mixed state the noise is described by a depolarizing noise model. However, if the qubit is reinitialized in the state $|1\rangle$, no bit flips have occurred and the only errors that can appear are phase errors, as the qubit has now effectively decayed from the state $|1\rangle$ to the state $|1\rangle$.

Decay to the $|0\rangle$ -state leads inevitably to X -type errors and also in the reinitialization imperfections might lead to population of the $|0\rangle$ -state and thus to X errors. However, for the example of ^{171}Yb the proportion of errors that are converted to Z errors is expected to be around 98% [48].

APPENDIX B: NUMERICAL SIMULATIONS

For the biased-noise model we verify fault tolerance of all circuits by simulating all possible faulty circuits, where one gate fails. To determine the logical-noise model and the logical error rates (Figs. 3 and 7), we then simulate 10^4 circuits with a minimum of two randomly placed faults.

For the imperfect biased noise (Fig. 6) we know that single faults can already lead to logical errors. Thus, we simulate 10^6 circuits with a minimum of one randomly placed fault.

All simulations are performed using exact state vector simulations in QISKit [60].

APPENDIX C: DETAILED ANALYSIS OF THE LOGICAL-NOISE MODEL

In addition to the numerical simulations we estimate the logical-noise model analytically. Furthermore, we show

the noise model of the CZ-, T , H , and S gates surrounded by QEC cycles.

1. Error-correction cycle

a. Reduced error-correction cycle

Initially, we calculate the error rates on the physical data qubits based on the number of faulty gates they are involved in. Then, we count the number of possibilities of placing two of those single-qubit errors and estimate the logical error rates. We consider the biased-noise model defined in Eq. (2). Technically, there are only Z errors; however, since the correction of Z errors is done by framing the circuit for correcting X errors with H gates, Z errors can be transformed into X errors.

During the simplified error-correction cycle, a single X or Z error on the data qubits happens if a CZ-gate during the syndrome extraction fails on a data qubit (the probability of this is $2/3p$ for the qubits in the corner, $2 \times 2/3p$ for the sides, and $3 \times 2/3p$ for the center of the triangle) or if the feedback gate fails (the probability of this is $8/15$ for all qubits). In addition, an error on the qubits in the corner happens if a syndrome qubit is flipped during the stabilizer extraction ($4 \times 2/3$). Thus, the total probability of having a single X error is $p_c = 58/15p$ for the corner, $p_s = 28/15p$ for the sides, and $p_m = 38/15p$ for the center. There are three possibilities of placing two errors on corners or sides, three of placing one error on a corner and one on a side, and three each of placing one error in the middle and one on a side or a corner. In leading order one then obtains a probability of $p_{X,\text{rQEC}} = 142.5p^2$ of having a logical X error.

The probability of having a logical Z error is smaller, since Z errors that happen during the correction of X errors might be corrected in the second half of the error-correction cycle. Thus we have to subtract all combinations of Z errors that come from the first stabilizer extractions and Z errors during the second feedback and obtain $p_{Z,\text{rQEC}} = 120.1p^2$.

However, some of the discussed error combinations lead to X and Z errors and thus to logical Y errors. Logical Y errors can only happen if there are at least two X and two Z errors on the data qubits. This is only the case if one CZ-gate fails on both qubits during the extraction of the Z stabilizers and one during the extraction of the X stabilizers. The probability for one CZ-gate to fail on both qubits is $p/3$. There are 12 CZ-gates during the extraction of the Z stabilizers and thus 12 possibilities for a single fail, so in total there are 144 possibilities for one fail during X stabilizer extraction and one during Z stabilizer extraction. From this we have to subtract all configurations in which the two Z or X errors cancel out. Errors can cancel out if they happen on the corner of the Steane triangle, so there are three options for having an X or Z error on the corner and four for the corresponding syndrome

to be flipped. Thus, the probability of a logical Y error is $(144 - 2 \times 3 \times 4) \times (p/3)^2 = 13.3p^2$. Subtracting this from the previously estimated probability for a logical X or Z error we obtain the following probabilities for a logical X , Y , or Z error:

$$\begin{aligned} p_{X,\text{rQEC}} &= 142.5p^2 - 13.3p^2 = 129.2p^2, \\ p_{Y,\text{rQEC}} &= 13.3p^2, \\ p_{Z,\text{rQEC}} &= 120.1p^2 - 13.3p^2 = 106.8p^2. \end{aligned} \quad (\text{C1})$$

b. Error-correction cycle

In error correction with overcomplete stabilizer extraction the probability of having an X error due to syndrome extraction on the corner and in the middle is increased ($4/3$ for the corner and $8/3$ for the middle). The probability of having a Z error is reduced, since errors on syndromes only lead to logical errors if there is already a single Z error in the beginning of the Z error correction. It is thus convenient to initially only take into account the probability of having Z errors during the syndrome extraction. The probabilities for single Z errors are then $p_c = 2/3$, $p_s = 4/3$, and $p_m = 2$ and the probability of a logical Z error is then $26.7p^2$. In addition a logical Z error can appear if two CC CZ -gates in the feedback fail. The probability of this is $21(8/15)^2p^2$. And finally, if there is a Z error on the side (in the middle) of the triangle there are two (three) possibilities, where an additional error on the syndromes leads to a logical error. This gives an additional $37.3p^2$. In total, we thus obtain $70p^2$. Again, we have not yet taken Y errors into account. Logical Y errors appear only if during the first and during the second round of stabilizer extraction a CZ -gate fails on both qubits. Since with the overcomplete stabilizer extraction logical Z errors are less likely, we initially determine the probability that two failing CZ -gates give a logical Z error. As discussed before this can only happen if the first Z error is on the side or in the middle of the triangle, which gives a probability of $37.3/4p^2$. [Here the factor of $1/4$ comes in; since this time we only allow for errors on both qubits, that happens with a probability of $1/3p$, while previously we also allowed for errors on one qubit ($2/3p$).] From this we have to subtract the probability of having two X errors on the same corner, which is $24/9p^2$. Finally we obtain

$$\begin{aligned} p_{X,\text{QEC}} &= 181.7p^2, \\ p_{Y,\text{QEC}} &= 6.7p^2, \\ p_{Z,\text{QEC}} &= 63.3p^2. \end{aligned} \quad (\text{C2})$$

2. Encoding

For the encoding of logical $|0_L\rangle$ we first note that only X errors have a nontrivial effect on the encoded logical state. Since physical CZ - and CC CZ -gates only give rise to

Z errors, the only data qubits that can have an X error are qubits 0, 1, 3, and 5 where an H gate is performed after a CZ - or CC CZ -gate. The probability of an X error on qubit 0 is $2 \times 2/3p + 4/7p$ and for qubits 1, 3, and 5 the probability is $2 \times 2/3p$. There are three possibilities of placing two errors on qubits 1, 3, and 5 and two possibilities of placing one error on qubit 1 or 5 and one on qubit 0. Errors on qubits 3 and 0 cancel out. Thus, the probability of having a logical X error after the bare non-fault-tolerant encoding is approximately $10.6p^2$. Furthermore, a logical X error appears if there happens to be an error on qubit 3 and in addition the verification flag or the syndrome is flipped. The probability of this is $6.2p^2$; thus the probability of having a logical error in the encoding is

$$p_{X,\text{Enc}} = 16.8p^2. \quad (\text{C3})$$

3. CZ -gate

For the logical CZ -gate a logical error on only one logical qubit happens if two gates fail either on the same qubit or one gate fails on one qubit and one gate on both. For the first case there are 21 possibilities with probability $p^2/9$, while for the last case there are 42 possibilities with probability $p^2/9$. The total probability of a logical ZI error or IZ -error is thus

$$p_{ZI, \text{CZ}} = 63/9p^2 = 7p^2. \quad (\text{C4})$$

The probability of a logical Z error on both logical qubits is smaller, since the only possibility is that two physical CZ -gates fail on both qubits. Thus, there are 21 possibilities with probability $p^2/9$ and the probability of a logical ZZ -error is

$$p_{ZZ, \text{CZ}} = 7/3p^2. \quad (\text{C5})$$

4. T gate

Logical errors during the T gate with magic state injection can appear in the following way. Either errors happen directly on the logical state if one of the CZ - or CS -gates fail or errors that happen on the magic qubit imply errors on the logical state.

We start with the effects that errors on the magic qubit have on the logical qubit. Z errors on the magic state flow to the logical qubit via the logical CX operation in the beginning of the injection and thus directly translate into Z errors on the logical qubit. Logical X and Y errors on the magic state (also during the logical CX -gate in the injection) imply a wrongly applied logical S_L if the magic qubit is in $|0_L\rangle$ and a logical S_L^\dagger if the magic qubit is in $|1_L\rangle$. After tracing out the magic qubit this leads to a logical-noise channel with Kraus operators $I_L/\sqrt{2}$ and $Z_L/\sqrt{2}$ on the logical qubit. Flips on the two flags during the logical CS -gate with subsequent reset and a single X error on the

magic state data qubits 4, 5, or 6 in combination with an X error on one of those flags have the same effect.

Taking into account the previous considerations and the fact that the CZ- and the CS-gates give only rise to Z errors, the logical T gate can only have Z errors. The probability of a logical Z error is given by half the probability of having a logical X error on the magic state and the probability of having a weight-2 Z error during the magic state preparation and injection. In the following we derive both probabilities.

Single X errors on the magic state can appear after the CX-gate with probability $2/3p$, after the controlled-SWAP-(CSWAP) gate with probability $2/3p$ and in the verification with probability $1/3p$. For the verification we do not count errors where the gate fails on both qubits, since this results in a raised flag. However, if two gates during the verification fail on both qubits the flag is flipped twice and the logical qubit has a logical X error. Thus, we have to add an additional $21/9p^2$. The total probability of having a single X error on the magic state is thus $(2/3 + 4/3 + 1/3)p = 7/3p$. Finally, to flip one of the flags in the logical CS-gate with subsequent reset either an error has to happen on the syndrome qubits for $Z_0Z_1Z_2Z_3$ and $Z_0Z_1Z_5Z_6$ or during the encoding of the flag. The probability of such a flip is thus $(4 \times 2 \times 2/3 + 8/15)p = 98/15$. In summary, the probability of a weight-2 X or Y error on the magic qubit is then

$$p_{X,M} = \left(21 \left(\frac{7}{3} \right)^2 + \left(\frac{98}{15} \right)^2 + 2 \times 3 \frac{7}{3} \frac{98}{15} + \frac{21}{9} \right) p^2 \approx 251p^2. \quad (C6)$$

Single Z errors on the logical qubit can appear after the CZ- and CS-gate each with a probability of $2/3p$. Another possibility for having Z -type errors on the logical qubits is an accidental flip of one control qubit that controls the CS-gate. The probability of this is $0.5(3 \times 2/3 + 4/7)p$, where the factor of 0.5 comes in because a wrongly applied S is only half a Z error. Furthermore, logical Z errors on the magic state appear during the CSWAP-type feedback with a probability of $4/7p$ and in the verification with a probability of $1/2 \times 1/3p$. Again, for the verification we only have to count errors that happen on both qubits, if two such errors happen, since otherwise the flag is raised. However, weight-2 errors in the verification give also always rise to logical X errors and are thus already taken into account. Similarly, Z errors on both qubits during the CZ-gate in the injection lead to logical X errors. Thus, we have to subtract $(1 + 1/4) \times 21/9p^2$ from the final end result. A single Z error during the syndrome extraction in the magic state preparation raises the flag and thus does not matter. However, a logical error during the syndrome extraction can appear with probability $26/3$. The probability of having a single Z error on one data qubit is thus $(2/3 + 2/3 + (3 \times$

$2/3 + 4/7)/2 + 4/7 + 1/6)p \approx 3.36p$ and the probability of having a weight-2 Z error is as follows:

$$p_{Z,a} = \left(21 \times 3.36^2 - 1.25 \times \frac{21}{9} + \frac{26}{3} \right) p^2 \approx 242p^2. \quad (C7)$$

Last but not least, logical Z errors on the magic state can appear if the second non-fault-tolerant magic state encoding fails and in addition the flag for doing the SWAP is raised. There are only two error positions in the non-fault-tolerant encoding that can lead to a logical Z error and the probability is thus $4/3p$. The flag is raised if there is a single Z error during the first encoding ($11p$), if there is a single Z error during the Z stabilizer extraction on the data qubits ($12 \times 1/3p$), if there is an error on the syndrome qubits ($12 \times 2/3p$), if there is an error on the ancilla in the verification ($7 \times 2/3p$), or during the final flag encoding ($3 \times 8/15p$). Errors on data qubits during the X -syndrome extraction count only half, since they raise the flag in only half of the runs. The total probability for this scenario is then

$$p_{Z,b} = \left(11 + \frac{12}{3} + \frac{24}{3} + \frac{14}{3} + \frac{24}{15} \right) \frac{4}{3} p^2 \approx 39p^2. \quad (C8)$$

In summary a logical Z error appears after a logical T gate with a probability of

$$p_{Z,T} = (p_{X,M}/2 + p_{Z,a} + p_{Z,b})p^2 \approx 406p^2, \quad (C9)$$

where the factor of $1/2$ comes in since a logical X error on the magic state implies a logical Z error on the logical qubit only half of the time.

5. Extended rectangles

To determine the error probabilities of the extended rectangle, we use the coefficients determined above and combine their square roots to estimate the error rates of the extended rectangles. Here, the idea is that the number of possibilities of placing two errors in a circuit is roughly given by the number of possibilities of placing one error multiplied with itself. We first estimate analytical values for the curves shown in Fig. 3 and afterward discuss logical X - and Y -type errors that occur for the logical CZ-, T , H , and S gates surrounded by QEC cycles, but that do not originate from the bare gates.

For the extended encoding we then obtain

$$p_{X,\text{extEnc}} = (\sqrt{p_{X,\text{Enc}}} + \sqrt{p_{X,\text{QEC}}})^2 \approx 239.5p^2. \quad (C10)$$




FIG. 8. Characterization of the logical-noise model for (a) the logical CZ-gate, CZ_L , (b) the logical T gate, T_L , (c) the logical H gate, H_L , and (d) the logical S gate, S_L , surrounded by QEC. The points show the numerically simulated data and the lines are analytical estimates for the logical error rates. For the CZ- and T gates, Z -type errors are shown in Fig. 3. Thus, we do not show them again.

For the extended CZ-gate we obtain

$$\begin{aligned} p_{ZI,\text{extCZ}} &= (2\sqrt{p_{Z,\text{rQEC}}} + \sqrt{p_{ZI,\text{CZ}}})^2 \\ &+ (\sqrt{p_{X,\text{rQEC}}} + \sqrt{p_{Y,\text{rQEC}}}) \\ &\times (\sqrt{p_{Z,\text{rQEC}}} + \sqrt{p_{Y,\text{rQEC}}} + \sqrt{p_{ZI,\text{CZ}}}) \\ &- p_{Z,\text{rQEC}} \\ &\approx 936.144p^2, \\ p_{ZZ,\text{extCZ}} &= (\sqrt{p_{Y,\text{rQEC}}} + \sqrt{p_{ZZ,\text{CZ}}})^2 \approx 26.8, \end{aligned} \quad (C11)$$

where we also take into account that X errors on data qubits lead to Z errors on the data qubits of the other logical qubit after the CZ-gate.

For the extended T gate we use

$$\begin{aligned} p_{Z,\text{extT}} &= (\sqrt{p_{Z,\text{rQEC}}} + \sqrt{p_{Z,\text{QEC}}} + \sqrt{p_{Z,\text{T}}})^2 - p_{Z,\text{rQEC}} \\ &\approx 1372.28p^2. \end{aligned} \quad (C12)$$

In Fig. 8 we show the probability for X - and Y -type errors to occur in the extended rectangle CZ- and T gates and the logical-noise model of the extended logical H and S gates.

For the CZ-gate a logical X error in the first QEC round leads to a logical Z error on the other logical qubit. In Fig. 8

we refer to this as ZX ; similarly a logical Y error before the bare logical CZ-gate leads to ZY . Thus, we find

$$\begin{aligned} p_{ZX,\text{extCZ}} &= p_{X,\text{rQEC}}, \\ p_{ZY,\text{extCZ}} &= p_{Y,\text{rQEC}}. \end{aligned} \quad (C13)$$

A single physical X error before the CZ-gate will not affect the logical information of the other qubit and thus can only give IX -type errors, if in addition an X error happens during the second round of error correction. Similar arguments hold for IY . We thus estimate the probability for IX and IY errors as

$$\begin{aligned} p_{IX,\text{extCZ}} &= 2p_{X,\text{rQEC}}, \\ p_{IY,\text{extCZ}} &= 2p_{Y,\text{rQEC}}, \end{aligned} \quad (C14)$$

where the factor of 2 accounts for the fact that the number of possibilities of placing two errors in two different parts of the circuit is twice the number of possibilities one has when placing them in the same part, since in the first case they are distinguishable while in the second case they are not. However, our analytical approximations of $p_{IX,\text{extCZ}}$ and $p_{IY,\text{extCZ}}$ seem to overestimate the logical error rates (see Fig. 8). The reason is that some of the single physical X errors that occur during the first round of QEC might be corrected in the second round of QEC, before weight-2 errors can accumulate.

As expected, the T gate transforms logical X errors into SX type errors and logical Y errors into SY -type errors. Naively one would thus assume that error rate for logical SX errors (SY errors) is given by the probability of having an X error (Y error) in the QEC cycle. However, our realization of the logical T gate transforms combinations with one physical X error and one physical Y error half of the time into a logical SX error and half of the time into a logical SY error. The logical error rates for SX and SY errors can be approximated as

$$\begin{aligned} p_{SX,\text{extT}} &= p_{X,\text{QEC}} - \sqrt{p_{X,\text{QEC}}p_{Y,\text{QEC}}}/2 \\ &\approx 164.305p^2, \\ p_{SY,\text{extT}} &= p_{Y,\text{QEC}} + \sqrt{p_{X,\text{QEC}}p_{Y,\text{QEC}}}/2 \\ &\approx 24.069p^2. \end{aligned} \quad (C15)$$

X and Y errors can occur if two X and Y -type errors occur in the second error-correction round or if one appears in the first and one in the second. Since we always subtract the probability that one error-correction cycle will fail, we only have to count the combinations, where one error has happened in the first QEC cycle and one in the second. The T gate transforms physical X errors into SX errors which corresponds to a equal-weight superposition of an X and an Y error and similarly for incoming physical

Y errors. Logical Y errors occur only if the final errors are two Y errors and the probabilities can thus be estimated as

$$\begin{aligned} p_{X,\text{extT}} &= (\sqrt{p_{X,\text{QEC}}} + \sqrt{p_{Y,\text{QEC}}})\sqrt{p_{X,\text{QEC}}} \\ &\quad + (\sqrt{p_{X,\text{QEC}}} + \sqrt{p_{Y,\text{QEC}}})\sqrt{p_{Y,\text{rQEC}}}/2 \\ &\approx 211.874p^2, \\ p_{Y,\text{extT}} &= (\sqrt{p_{X,\text{QEC}}} + \sqrt{p_{Y,\text{QEC}}})\sqrt{p_{Y,\text{rQEC}}}/2 \\ &\approx 29.3244p^2. \end{aligned} \quad (\text{C16})$$

The H gate transforms X errors into Z errors and vice versa. Thus, the probability of having logical X , Y , and Z errors in the extended logical H gate can be estimated as follows:

$$\begin{aligned} p_{X,\text{extH}} &= (\sqrt{p_{Z,\text{rQEC}}} + \sqrt{p_{X,\text{rQEC}}})^2 - p_{X,\text{rQEC}} \\ &\approx 341.653p^2, \\ p_{Y,\text{extH}} &= (\sqrt{p_{Y,\text{rQEC}}} + \sqrt{p_{Y,\text{rQEC}}})^2 - p_{Y,\text{rQEC}} \\ &\approx 39.999p^2, \\ p_{Z,\text{extH}} &= (\sqrt{p_{X,\text{rQEC}}} + \sqrt{p_{Z,\text{rQEC}}})^2 - p_{Z,\text{rQEC}} \\ &\approx 364.053p^2. \end{aligned} \quad (\text{C17})$$

Again, our analytical approximation slightly overestimates the logical error rates for logical X errors, since we do not account for possible corrections of single physical errors in the second round of QEC.

The S gate transforms X errors into Y errors and vice versa. Thus, the probability of having logical X , Y , and Z errors in the extended logical H gate can be estimated as follows:

$$\begin{aligned} p_{X,\text{extS}} &= (\sqrt{p_{Y,\text{QEC}}} + \sqrt{p_{X,\text{rQEC}}})^2 - p_{X,\text{rQEC}} \\ &\approx 65.3575p^2, \\ p_{Y,\text{extS}} &= (\sqrt{p_{X,\text{QEC}}} + \sqrt{p_{Y,\text{rQEC}}})^2 - p_{Y,\text{rQEC}} \\ &\approx 280.149p^2, \\ p_{Z,\text{extS}} &= (\sqrt{p_{Z,\text{QEC}}} + \sqrt{p_{Z,\text{rQEC}}})^2 - p_{Z,\text{rQEC}} \\ &\approx 227.723p^2. \end{aligned} \quad (\text{C18})$$

APPENDIX D: ANALYTICAL ARGUMENTS FOR IMPERFECT BIASED NOISE

Here, we estimate the critical values for the noise bias ϵ .

1. Error-correction cycle

a. Reduced error-correction cycle

In the reduced error-correction cycle there are four possible scenarios, where X or Y errors on one physical gate lead to a logical X or Z error. In the following we discuss

the possibilities of causing logical X errors. For symmetry reasons, the probabilities of having logical Z errors are the same.

The first scenario are flips of the syndrome qubits during the stabilizer extraction that lead to hook errors. For each stabilizer extraction block the critical CZ-gates are the second and the third. (the second if there is no Z error on the involved data qubit and the third if there is a Z error on the involved data qubit). In both cases the probability of one CZ-gate having such an error is approximately $1/3\epsilon p$. In total there are three stabilizer extraction blocks, where hook errors imply logical X errors and thus the probability of a logical X error due to hook errors is $2\epsilon p$.

The second scenario is X errors on the data qubits (but not the syndromes) during the extraction of the Z stabilizers that lead to wrong syndromes and thus to wrong corrections. Errors during the extraction of the last stabilizer do not matter. During the extraction of the second stabilizer there are only two qubits, that are also involved in the extraction of the last stabilizer, and in the first stabilizer there are three qubits (all except the corner) that are also involved in the extraction of the other stabilizers. The probability of one CZ-gate having an X or Y error on the data qubit is $1/4\epsilon p$ and thus the probability of a logical error due to the second scenario is $5/4\epsilon p$.

The third scenario is X errors on the data qubits in combination with flips of the syndromes that can appear during the stabilizer extraction. Here, during the first extraction errors do not matter, while during the extraction of the second stabilizer there are two problematic CZ-gates and during the extraction of the third stabilizer there are three. Thus, the probability of a logical error due to the third scenario is $5/4\epsilon p$.

The last scenario consists of flips on the syndrome qubits during the feedback, that lead to wrong corrections. If the gate that flips the syndromes at the same time also fails on the involved data qubit this results in a logical error. If the first feedback gate fails there are six possibilities for syndrome flips that imply a wrong correction. For the second feedback gate there are five possibilities, for the third feedback gate four, and so on. The total probability for a logical X error due to the third scenario is then $21/15\epsilon p$. In total the probability of a logical X error as well as a logical Z error is thus $5.9\epsilon p + \mathcal{O}(p^2)$ and the probability of having any logical error is $11.8\epsilon p + \mathcal{O}(p^2)$. Thus, the critical value for ϵ is $\epsilon_c \approx 0.084$.

b. Error-correction cycle

For error correction with overcomplete stabilizer extraction the probability of hook errors is $4 \times 2/3\epsilon p$. However, there are only two problematic X errors on the data qubits during the extraction of the Z stabilizers and thus the probability for a logical error during each of the second and third scenarios is $\epsilon p/2$. Furthermore, during the feedback

TABLE I. The number of two- and multi-qubit gates required for the different circuits with all-to-all connectivity (rows 1–5) and next-nearest-neighbor (nnn) connectivity (rows 6 and 7).

	CZ	CCZ	CC CZ	CP	Qubits
Reduced QEC	24	0	14	0	10
Overcomplete QEC	28	0	14	0	11
Logical T gate	95	29	3	7	22
Magic encoding	41	22	1	0	15
Logical CS with subsequent reset	47	7	2	7	19
nnn reduced QEC	92	42	0	0	17
nnn encoding	29	1	0	0	13

there are only three problematic errors during the first CCCZ-gate, two during the second and third, and one during the fourth. The probability of a logical error during the feedback is thus $3/5\epsilon p$. In total the probability of a logical error is then $(5.9 + 4.266)\epsilon p + \mathcal{O}(p^2) \approx 10.17\epsilon p + \mathcal{O}(p^2)$ and the critical value for ϵ is $\epsilon_c \approx 0.098$.

2. T gate

For the T gate with magic state injection we initially consider the magic state preparation. First, we note that now weight-2 Z errors, that are not detected by the verification, can appear if in the non-fault-tolerant encoding of the magic state a physical CZ-gate has an X - Z error. The probability of this is $9/12$. Next, we consider hook errors during the extraction of the Z stabilizers and note that Y errors on the syndrome trigger the flag as well, so the only problematic errors are X errors on syndromes, which appear with a probability of $2/6\epsilon p$. Thus, the contribution is $3 \times 2/6\epsilon p = \epsilon p$. Hook errors in the verification lead to logical X errors, which as discussed in Appendix C give rise to logical Z errors in the injection with a probability of 50%. Errors during the last gate in the verification do not matter and again, only X errors have to be counted, as Y errors also raise the flag. In summary, the contribution from the verification is thus $0.5 \times 6 \times 2/6\epsilon p = \epsilon p$. In the CSWAP-type feedback, errors on the control between the second and fifth swap lead to X errors on the data




FIG. 9. The circuit for encoding logical zero on the $[[7, 1, 3]]$ Steane code [25].

qubits if the two qubits participating in the swap are in different states, which is roughly the case half of the time. The probability of one CSWAP (disassembled into three CCZs and one H) flipping the control qubit is $3 \times 4/7\epsilon p$ and the total contribution from the CSWAP-type feedback is $0.25 \times 5 \times 3 \times 4/7\epsilon p \approx 2\epsilon p$, where the second factor of 1/2 stems from the fact that logical X errors on the magic state imply a logical Z error on the data qubits for only half of the time.

During the logical CS-gate with subsequent reset logical errors occur if qubit 4, 5, or 6 is flipped during the syndrome extraction or the extraction of Z_L . Both lead again to an S -type logical error on the logical qubit and thus lead to a logical error only half of the time. In each round of syndrome extraction there are five gates where such a flip can happen. During the second round the probability for such a flip is $2/3\epsilon p$ and during the first round it is $1/2\epsilon p$, since here the combination of a Y error on the data qubit and a Z error on the syndrome qubit is still correctable via the two flags. The total contribution from the syndrome extraction is thus $0.5 \times 4 \times (2/3 + 1/2)\epsilon p = 2.34\epsilon p$.

A flip during the last round of Z_L extraction does not matter; a flip in the round before gives a weight-1 and thus correctable error and a flip in the fifth round gives a weight-2 S -type error and thus only 1/4 logical error. Flips in rounds 1–4 lead to a logical S error. The contribution




FIG. 10. The circuit for magic state encoding. The colors are chosen to fit Fig. 2.




FIG. 11. The circuit for the logical CS-gate with subsequent reset on the control. The colors are chosen to fit Fig. 2.

from logical Z extraction is thus $0.5 \times 4 \times 3 \times 2/3\epsilon p + 1/4 \times 3 \times 2/3\epsilon p = 4.5\epsilon p$.

The total probability of a logical error during the T gate is then $11.5\epsilon p + \mathcal{O}(p^2)$. Thus, the estimated critical value for ϵ is $\epsilon_c \approx 0.86$.

APPENDIX E: RESOURCES AND CIRCUITS

Table I lists the number of two- and multiqubit gates required for the different circuits. In Fig. 9 we show the full circuit for encoding $|0_L\rangle$ on the Steane code, Fig. 10 shows the full circuit for magic state encoding, and Fig. 11 shows the full circuit for the logical CS-gate.

- [1] E. T. Campbell, B. M. Terhal, and C. Vuillot, Roads towards fault-tolerant universal quantum computation, *Nature* **549**, 172 (2016).
- [2] C. Ryan-Anderson *et al.*, High-fidelity and fault-tolerant teleportation of a logical qubit using transversal gates and lattice surgery on a trapped-ion quantum computer, *Science* **385**, 1327 (2024).
- [3] H. Puterman *et al.*, Hardware-efficient quantum error correction using concatenated bosonic qubits, *Nature* **638**, 927 (2025).
- [4] I. Pogorelov, F. Butt, L. Postler, C. D. Marcinia, P. Schindler, M. Müller, and T. Monz, Experimental fault-tolerant code switching, *Nat. Phys.* **21**, 298 (2025).
- [5] D. Bluvstein *et al.*, Logical quantum processor based on reconfigurable atom arrays, *Nature* **626**, 58 (2024).
- [6] P. S. Rodriguez *et al.*, Experimental demonstration of logical magic state distillation, *Nature* **645**, 620 (2025).
- [7] R. Acharya, D. A. Abanin, L. Aghababaie-Beni, I. Aleiner, T. I. Andersen, M. Ansmann, F. Arute, K. Arya, A. Asfaw, N. Astrakhantsev, J. Atalaya, R. Babbush, D. Bacon, B. Ballard, J. C. Bardin *et al.*, Quantum error correction below the surface code threshold, *Nature* **638**, 920 (2025).
- [8] B. Eastin, and E. Knill, Restrictions on transversal encoded quantum gate sets, *Phys. Rev. Lett.* **102**, 110502 (2009).

- [9] S. Bravyi, and A. Kitaev, Universal quantum computation with ideal clifford gates and noisy ancillas, *Phys. Rev. A* **71**, 022316 (2005).
- [10] H. Goto, Minimizing resource overheads for fault-tolerant preparation of encoded states of the Steane code, *Sci. Rep.* **6**, 19578 (2016).
- [11] J. T. Anderson, G. Duclos-Cianci, and D. Poulin, Fault-tolerant conversion between the Steane and Reed-Muller quantum codes, *Phys. Rev. Lett.* **113**, 080501 (2014).
- [12] H. Bombín, Dimensional jump in quantum error correction, *New J. Phys.* **18**, 043038 (2016).
- [13] B. Hu, J. Sinclair, E. Bytyqi, M. Chong, A. Rudelis, J. Ramette, Z. Vendeiro, and V. Vuletić, Site-selective cavity readout and classical error correction of a 5-bit atomic register, *ArXiv:2408.15329*.
- [14] B. Grinkemeyer, E. Guardado-Sánchez, I. Dimitrova, D. Shchepanovich, G. E. Mandopoulou, J. Borregaard, V. Vuletić, and M. D. Lukin, Error-detected quantum operations with neutral atoms mediated by an optical cavity, *ArXiv:2410.10787*.
- [15] M. Saffman, and T. G. Walker, Entangling single- and n -atom qubits for fast quantum state detection and transmission, *Phys. Rev. A* **72**, 042302 (2005).
- [16] D. Petrosyan, S. Norrell, C. Poole, and M. Saffman, Fast measurements and multiqubit gates in dual-species atomic arrays, *Phys. Rev. A* **110**, 042404 (2024).
- [17] D. Aharonov, and M. Ben-Or, Fault-tolerant quantum computation with constant error rate, *SIAM J. Comput.* **38**, 1207 (2008).
- [18] G. A. Paz-Silva, G. K. Brennen, and J. Twamley, Fault tolerance with noisy and slow measurements and preparation, *Phys. Rev. Lett.* **105**, 100501 (2010).
- [19] P. O. Boykin, T. Mor, V. Roychowdhury, and F. Vatan, Algorithms on ensemble quantum computers, *Nat. Comput.* **9**, 329 (2010).
- [20] D. Crow, R. Joynt, and M. Saffman, Improved error thresholds for measurement-free error correction, *Phys. Rev. Lett.* **117**, 130503 (2016).
- [21] M. A. Perlin, V. N. Premakumar, J. Wang, M. Saffman, and R. Joynt, Fault-tolerant measurement-free quantum error correction with multiqubit gates, *Phys. Rev. A* **108**, 062426 (2023).

- [22] H. Goto, Y. Ho, and T. Kanao, Measurement-free fault-tolerant logical-zero-state encoding of the distance-three nine-qubit surface code in a one-dimensional qubit array, *Phys. Rev. Res.* **5**, 043137 (2023).
- [23] Y. Ouyang, Y. Jing, and G. K. Brennen, Measurement-free code-switching for low overhead quantum computation using permutation invariant codes, *ArXiv:2411.13142*.
- [24] D. Gottesman, Surviving as a quantum computer in a classical world, Textbook manuscript preprint (2024), <https://www.cs.umd.edu/class/spring2024/cmse858G/>.
- [25] S. Heußen, D. F. Locher, and M. Müller, Measurement-free fault-tolerant quantum error correction in near-term devices, *PRX Quantum* **5**, 010333 (2024).
- [26] S. Veroni, M. Müller, and G. Giudice, Optimized measurement-free and fault-tolerant quantum error correction for neutral atoms, *Phys. Rev. Res.* **6**, 043253 (2024).
- [27] F. Butt, D. F. Locher, K. Brechtelsbauer, H. P. Büchler, and M. Müller, Measurement-free, scalable and fault-tolerant universal quantum computing, *ArXiv:2410.13568*.
- [28] S. Veroni, A. Paler, and G. Giudice, Universal quantum computation via scalable measurement-free error correction, *ArXiv:2412.15187*.
- [29] D. K. Tuckett, S. D. Bartlett, and S. T. Flammia, Ultrahigh error threshold for surface codes with biased noise, *Phys. Rev. Lett.* **120**, 050505 (2018).
- [30] D. K. Tuckett, A. S. Darmawan, C. T. Chubb, S. Bravyi, S. D. Bartlett, and S. T. Flammia, Tailoring surface codes for highly biased noise, *Phys. Rev. X* **9**, 041031 (2019).
- [31] I. Cong, H. Levine, A. Keesling, D. Bluvstein, S.-T. Wang, and M. D. Lukin, Hardware-efficient, fault-tolerant quantum computation with Rydberg atoms, *Phys. Rev. X* **12**, 021049 (2022).
- [32] L. Henriet, L. Beguin, A. Signoles, T. Lahaye, A. Browaeys, G.-O. Reymond, and C. Jurczak, Quantum computing with neutral atoms, *Quantum* **4**, 327 (2020).
- [33] T. M. Graham *et al.*, Multi-qubit entanglement and algorithms on a neutral-atom quantum computer, *Nature* **604**, 457 (2022).
- [34] S. Ma, A. P. Burgers, G. Liu, J. Wilson, B. Zhang, and J. D. Thompson, Universal gate operations on nuclear spin qubits in an optical tweezer array of ^{171}Yb atoms, *Phys. Rev. X* **12**, 021028 (2022).
- [35] G. Unnikrishnan, P. Ilzhöfer, A. Scholz, C. Hözl, A. Götzelmann, R. K. Gupta, J. Zhao, J. Krauter, S. Weber, N. Makki, H. P. Büchler, T. Pfau, and F. Meinert, Coherent control of the fine-structure qubit in a single alkaline-earth atom, *Phys. Rev. Lett.* **132**, 150606 (2024).
- [36] S. Pucher, V. Klüsener, F. Spriestersbach, J. Geiger, A. Schindewolf, I. Bloch, and S. Blatt, Fine-structure qubit encoded in metastable strontium trapped in an optical lattice, *Phys. Rev. Lett.* **132**, 150605 (2024).
- [37] A. Cao, W. J. Eckner, T. Lukin Yelin, A. W. Young, S. Jandura, L. Yan, K. Kim, G. Pupillo, J. Ye, N. Darkwah Oppong, and A. M. Kaufman, Multi-qubit gates and Schrödinger cat states in an optical clock, *Nature* **634**, 315 (2024).
- [38] G. Pichard, D. Lim, E. Bloch, J. Vaneechloo, L. Bourachot, G.-J. Both, G. Mériaux, S. Dutartre, R. Hostein, J. Paris, B. Ximenez, A. Signoles, A. Browaeys, T. Lahaye, and D. Dreon, Rearrangement of individual atoms in a 2000-site optical-tweezer array at cryogenic temperatures, *Phys. Rev. Appl.* **22**, 024073 (2024).
- [39] B. W. Reichardt *et al.*, Logical computation demonstrated with a neutral atom quantum processor, *ArXiv:2411.11822*.
- [40] H. J. Manetsch, G. Nomura, E. Bataille, K. H. Leung, X. Lv, and M. Endres, A tweezer array with 6100 highly coherent atomic qubits, *ArXiv:2403.12021*.
- [41] D. Bluvstein, H. Levine, G. Semeghini, T. T. Wang, S. Ebadi, M. Kalinowski, A. Keesling, N. Maskara, H. Pichler, M. Greiner, V. Vuletić, and M. D. Lukin, A quantum processor based on coherent transport of entangled atom arrays, *Nature* **604**, 451 (2022).
- [42] D. Jaksch, J. I. Cirac, P. Zoller, S. L. Rolston, R. Côté, and M. D. Lukin, Fast quantum gates for neutral atoms, *Phys. Rev. Lett.* **85**, 2208 (2000).
- [43] H. Levine, D. Bluvstein, A. Keesling, T. T. Wang, S. Ebadi, G. Semeghini, A. Omran, M. Greiner, V. Vuletić, and M. D. Lukin, Dispersive optical systems for scalable Raman driving of hyperfine qubits, *Phys. Rev. A* **105**, 032618 (2022).
- [44] H. Levine, A. Keesling, G. Semeghini, A. Omran, T. T. Wang, S. Ebadi, H. Bernien, M. Greiner, V. Vuletić, H. Pichler, and M. D. Lukin, Parallel implementation of high-fidelity multiqubit gates with neutral atoms, *Phys. Rev. Lett.* **123**, 170503 (2019).
- [45] S. J. Evered, D. Bluvstein, M. Kalinowski, S. Ebadi, T. Manovitz, H. Zhou, S. H. Li, A. A. Geim, T. T. Wang, N. Maskara, H. Levine, G. Semeghini, M. Greiner, V. Vuletić, and M. D. Lukin, High-fidelity parallel entangling gates on a neutral-atom quantum computer, *Nature* **622**, 268 (2023).
- [46] Y. Wu, S. Kolkowitz, S. Puri, and J. D. Thompson, Erasure conversion for fault-tolerant quantum computing in alkaline earth Rydberg atom arrays, *Nat. Commun.* **13**, 4657 (2022).
- [47] P. Scholl, A. L. Shaw, R. B.-S. Tsai, R. Finkelstein, J. Choi, and M. Endres, Erasure conversion in a high-fidelity Rydberg quantum simulator, *Nature* **622**, 273 (2023).
- [48] K. Sahay, J. Jin, J. Claes, J. D. Thompson, and S. Puri, High-threshold codes for neutral-atom qubits with biased erasure errors, *Phys. Rev. X* **13**, 041013 (2023).
- [49] A. M. Steane, Error correcting codes in quantum theory, *Phys. Rev. Lett.* **77**, 793 (1996).
- [50] P. Aliferis, D. Gottesman, and J. Preskill, Quantum accuracy threshold for concatenated distance-3 codes, *Quantum Inf. Comput.* **6**, 97 (2006).
- [51] C. Chamberland, T. Jochym-O'Connor, and R. Laflamme, Thresholds for universal concatenated quantum codes, *Phys. Rev. Lett.* **117**, 010501 (2016).
- [52] A. Pagano, S. Weber, D. Jaschke, T. Pfau, F. Meinert, S. Montangero, and H. P. Büchler, Error budgeting for a controlled-phase gate with strontium-88 Rydberg atoms, *Phys. Rev. Res.* **4**, 033019 (2022).
- [53] S. Jandura, and G. Pupillo, Time-optimal two- and three-qubit gates for Rydberg atoms, *Quantum* **6**, 712 (2022).
- [54] For a gadget with X , Y , and Z errors the total probability of the gadget failing is given by the sum of the error rates of X , Y , and Z errors. X errors are detected with the input state $|0_L\rangle$ and Z errors with $|+_L\rangle$. However, Y errors are

- accounted with both input states, such that the final result again gives an upper bound for the logical error rates.
- [55] G. Pelegrí, A. J. Daley, and J. D. Pritchard, High-fidelity multiqubit Rydberg gates via two-photon adiabatic rapid passage, *Quantum Sci. Technol.* **7**, 045020 (2022).
- [56] For simplicity, we use CX- and CCX-gates to describe the implementation of the circuits. However, for the numerical simulation all CX- and CCX-gates are again compiled into H , CZ-, and CCZ-gates.
- [57] K. Brechtelsbauer, F. Butt, D. F. Locher, S. Higuera Quintero, S. Weber, M. Müller, and H. P. Büchler, Replication data for “Measurement-free quantum error correction optimized for biased noise,” 2025, <https://doi.org/10.18419/DARUS-5455>
- [58] M. N. H. Chow, V. Buchemavari, S. Omanakuttan, B. J. Little, S. Pandey, I. H. Deutsch, and Y.-Y. Jau, Circuit-based leakage-to-erasure conversion in a neutral-atom quantum processor, *PRX Quantum* **5**, 040343 (2024).
- [59] H. Perrin, S. Jandura, and G. Pupillo, Quantum error correction resilient against atom loss, [ArXiv:2410.10787](https://arxiv.org/abs/2410.10787).
- [60] A. Javadi-Abhari, M. Treinish, K. Krsulich, C. J. Wood, J. Lishman, J. Gacon, S. Martiel, P. D. Nation, L. S. Bishop, A. W. Cross, B. R. Johnson, and J. M. Gambetta, Quantum computing with QISKit, [ArXiv:2405.08810](https://arxiv.org/abs/2405.08810).