Gast ::
| Hauptseite > Publikationsdatenbank > Charge Pump Clock Generation PLL for the Data Output Blocks of the Upgraded ATLAS Front-End in 130nm CMOS > print |
| Hauptseite > Publikationsdatenbank > Charge Pump Clock Generation PLL for the Data Output Blocks of the Upgraded ATLAS Front-End in 130nm CMOS > print |
| 001 | 135255 | ||
| 005 | 20250129092433.0 | ||
| 037 | _ | _ | |a FZJ-2013-03210 |
| 041 | _ | _ | |a English |
| 100 | 1 | _ | |a Kruth, Andre |0 P:(DE-Juel1)156521 |b 0 |e Corresponding author |
| 111 | 2 | _ | |a Topical Workshop on Electronics for Particle Physics |w France |c Paris |d 21092009 - 25092009 |g TWEEP-09 |
| 245 | _ | _ | |a Charge Pump Clock Generation PLL for the Data Output Blocks of the Upgraded ATLAS Front-End in 130nm CMOS |
| 260 | _ | _ | |c 2009 |
| 300 | _ | _ | |a ? |
| 336 | 7 | _ | |a Contribution to a conference proceedings |b contrib |m contrib |0 PUB:(DE-HGF)8 |s 1375694181_27418 |2 PUB:(DE-HGF) |
| 336 | 7 | _ | |a Conference Paper |0 33 |2 EndNote |
| 336 | 7 | _ | |a CONFERENCE_PAPER |2 ORCID |
| 336 | 7 | _ | |a Output Types/Conference Paper |2 DataCite |
| 336 | 7 | _ | |a conferenceObject |2 DRIVER |
| 336 | 7 | _ | |a INPROCEEDINGS |2 BibTeX |
| 520 | _ | _ | |a FE-I4 is the 130 nm ATLAS pixel IC currently under development for upgraded Large Hadron Collider (LHC) luminosities. FE-I4 is based on a low-power analog pixel array and digital architecture concepts tuned to higher hit rates [1]. An integrated Phase Locked Loop (PLL) has been developed that locally generates a clock signal for the 160 Mbit/s output data stream from the 40 MHz bunch crossing reference clock. This block is designed for low power, low area consumption and recovers quickly from loss of lock related to single-event transients in the high radiation environment of the ATLAS pixel detector. After a general introduction to the new FE-I4 pixel front-end chip, this work focuses on the FE-I4 output blocks and on a first PLL prototype test chip submitted in early 2009. The PLL is nominally operated from a 1.2V supply and consumes 3.84mW of DC power. Under nominal operating conditions, the control voltage settles to within 2% of its nominal value in less than 700 ns. The nominal operating frequency for the ring-oscillator based Voltage Controlled Oscillator (VCO) is fVCO = 640MHz. The last sections deal with a fabricated demonstrator that provides the option of feeding the single-ended 80MHz output clock of the PLL as a clock signal to a digital test logic block integrated on-chip. The digital logic consists of an eight bit pseudo-random binary sequence generator, an eight bit to ten bit coder and a serializer. It processes data with a speed of 160 Mbit/s. All dynamic signals are driven off-chip by custommade pseudo-LVDS drivers. |
| 536 | _ | _ | |a 899 - ohne Topic (POF2-899) |0 G:(DE-HGF)POF2-899 |c POF2-899 |x 0 |f POF I |
| 856 | 4 | _ | |u http://indico.cern.ch/getFile.py/access?contribId=35&sessionId=30&resId=0&materialId=paper&confId=49682 |
| 909 | C | O | |o oai:juser.fz-juelich.de:135255 |p VDB |
| 910 | 1 | _ | |a Zentralinstitut für Elektronik |0 I:(DE-Juel1)ZEA-2-20090406 |k ZEA-2 |b 0 |6 P:(DE-Juel1)156521 |
| 913 | 1 | _ | |a DE-HGF |b Programmungebundene Forschung |l ohne Programm |1 G:(DE-HGF)POF2-890 |0 G:(DE-HGF)POF2-899 |2 G:(DE-HGF)POF2-800 |v ohne Topic |x 0 |4 G:(DE-HGF)POF |3 G:(DE-HGF)POF2 |
| 914 | 1 | _ | |y 2013 |
| 920 | _ | _ | |l yes |
| 920 | 1 | _ | |0 I:(DE-Juel1)ZEA-2-20090406 |k ZEA-2 |l Zentralinstitut für Elektronik |x 0 |
| 980 | _ | _ | |a contrib |
| 980 | _ | _ | |a VDB |
| 980 | _ | _ | |a UNRESTRICTED |
| 980 | _ | _ | |a I:(DE-Juel1)ZEA-2-20090406 |
| 981 | _ | _ | |a I:(DE-Juel1)PGI-4-20110106 |
| Library | Collection | CLSMajor | CLSMinor | Language | Author |
|---|