TY  - CONF
AU  - Menouni, M
AU  - Arutinov, D
AU  - Backhaus, M
AU  - Barbero, M
AU  - Beccherle, R
AU  - Breugnon, P
AU  - Caminada, L
AU  - Dube, S
AU  - Darbo, G
AU  - Fleury, J
AU  - Fougeron, D
AU  - Garcia-Sciveres, M
AU  - Gensolen, F
AU  - Gnani, D
AU  - Gonella, L
AU  - Gromov, V
AU  - Hemperek, T
AU  - Jensen, F
AU  - Karagounis, M
AU  - Kluit, R
AU  - Krueger, H
AU  - Kruth, A
AU  - Lu, Y
AU  - Rozanov, A
AU  - Schipper, J -D
AU  - Zivkovic, V
AU  - Mekkaoui, A
TI  - SEU tolerant memory design for the ATLAS pixel readout chip
JO  - Journal of Instrumentation
VL  - 8
IS  - 02
SN  - 1748-0221
CY  - London
PB  - Inst. of Physics
M1  - FZJ-2013-03232
SP  - C02026 - C02026
PY  - 2013
AB  - The FE-I4 chip for the B-layer upgrade is designed in a 130 nm CMOS process. For this design, configuration memories are based on the DICE latches where layout considerations are followed to improve the tolerance to SEU. Tests have shown that DICE latches for which layout approaches are adopted are 30 times more tolerant to SEU than the standard DICE latches. To prepare for the new pixel readout chip planned for the future upgrades, a prototype chip containing 512 pixels has been designed in a 65 nm CMOS process and a new approach is adopted for SEU tolerant latches. Results in terms of SEU and TID tolerance are presented.
T2  - Topical Workshop on Electronics for Particle Physics 2012
CY  - 17092012 - 21092012, Oxford (UK)
Y2  - 17092012 - 21092012
M2  - Oxford, UK
LB  - PUB:(DE-HGF)8 ; PUB:(DE-HGF)16
UR  - <Go to ISI:>//WOS:000315672700026
DO  - DOI:10.1088/1748-0221/8/02/C02026
UR  - https://juser.fz-juelich.de/record/135288
ER  -