%0 Conference Paper
%A Knoll, Lars
%A Zhao, Qing-Tai
%A Nichau, Alexander
%A Richter, Simon
%A Luong, Gia Vinh
%A Trellenkamp, Stefan
%A Schäfer, Anna
%A Selmi, Luca
%A Bourdelle, K. K.
%A Mantl, Siegfried
%T Demonstration of Improved Transient Response of Inverters with Steep Slope Strained Si NW TFETs by Reduction of TAT with Pulsed I-V and NW Scaling
%I IEEE
%M FZJ-2013-06673
%@ 978-1-4799-2307-6
%P 100-103
%D 2013
%< IEDM Technical Digest 2013
%X We present gate all around strained Si (sSi) nanowire array TFETs with high ION (64μA/μm at VDD=1.0V). Pulsed I-V measurements provide small SS and record I60 of 1×10-2μA/μm at 300K due to the suppression of  trap assisted tunneling (TAT). Scaling the nanowires to 10 nm diameter greatly suppresses the impact of TAT and improves SS and ION. Transient analysis of complementary TFET inverters demonstrates experimentally for the first time that device scaling and improved electrostatics yields to faster time response.
%B International Electron Device Meeting
%C 9 Dec 2013 - 11 Dec 2013, Washington DC (USA)
Y2 9 Dec 2013 - 11 Dec 2013
M2 Washington DC, USA
%F PUB:(DE-HGF)8 ; PUB:(DE-HGF)7
%9 Contribution to a conference proceedingsContribution to a book
%U https://juser.fz-juelich.de/record/141505