Gast ::
| Hauptseite > Publikationsdatenbank > Parallelisation potential of image segmentation in hierarchical island structures on hardware-accelerated platforms in real-time applications. > print |
| Hauptseite > Publikationsdatenbank > Parallelisation potential of image segmentation in hierarchical island structures on hardware-accelerated platforms in real-time applications. > print |
| 001 | 150846 | ||
| 005 | 20250129092425.0 | ||
| 020 | _ | _ | |a 978-3-89336-914-0 |
| 024 | 7 | _ | |2 Handle |a 2128/18552 |
| 024 | 7 | _ | |2 ISSN |a 1866-1777 |
| 037 | _ | _ | |a FZJ-2014-00885 |
| 041 | _ | _ | |a English |
| 100 | 1 | _ | |0 P:(DE-Juel1)133946 |a Suslov, Sergey |b 0 |e Corresponding author |g male |u fzj |
| 245 | _ | _ | |a Parallelisation potential of image segmentation in hierarchical island structures on hardware-accelerated platforms in real-time applications. |f - 999999 |
| 260 | _ | _ | |a Jülich |b Forschungszentrum Jülich GmbH Zentralbibliothek, Verlag |c 2013 |
| 300 | _ | _ | |a 211 S. |
| 336 | 7 | _ | |2 DataCite |a Output Types/Dissertation |
| 336 | 7 | _ | |0 PUB:(DE-HGF)3 |2 PUB:(DE-HGF) |a Book |m book |
| 336 | 7 | _ | |2 ORCID |a DISSERTATION |
| 336 | 7 | _ | |2 BibTeX |a PHDTHESIS |
| 336 | 7 | _ | |0 2 |2 EndNote |a Thesis |
| 336 | 7 | _ | |0 PUB:(DE-HGF)11 |2 PUB:(DE-HGF) |a Dissertation / PhD Thesis |b phd |m phd |s 1526372316_6672 |
| 336 | 7 | _ | |2 DRIVER |a doctoralThesis |
| 490 | 0 | _ | |0 PERI:(DE-600)2725212-7 |a Schriften des Forschungszentrums Jülich. Reihe Information / information |v 30 |
| 500 | _ | _ | |3 POF3_Assignment on 2016-02-29 |
| 502 | _ | _ | |a Universität Mannheim, Diss., 2012 |b Dissertation |c Universität Mannheim |d 2012 |
| 520 | _ | _ | |a The aspects of application development on parallel computing platforms are highly acute today. With the intensive increase in the integration level of silicon devices enabling parallel computing technologies on a single chip the power of supercomputers became available for computing systems of the compact class. Thus, more sophisticated and calculation intensive computing methods have become broadly available for the scientific society and industry. However, the inevitable drawback for this computing boost is often a cardinal change in the application design and development approach.The present thesis addresses two types of compact HPC platforms found to be most successful nowadays: FPGA-based expansion cards and graphics processing unit coprocessing boards. To define their place in the parallel platform domain a profound overview of modern digital single-chip systems is presented. The characteristic features of FPGA and GPU architectures are discussed to identify the major aspects of the application design for these platforms.A special attention is paid to the methodological aspects of both application design concepts. A thorough literature study has been carried out to systematise the complete application development cycle starting with the comprehensive system-level analysis and finishing with the workflow of the implementation on the target compute architectures. Several new ideas and interpretations have been introduced in this work. The application in focus is a fast automated image segmentation method based on hierarchical island structures, the so called GSC (Grey Value Structure Code) worked out by Vogelbruch. This complex segmentation method is feasible for different application areas and provides high-quality segmentation results by the combination of both local precision and global connectivity.Steered by the proposed methodological guideline a comprehensive analysis of the parallelisation potential of the applied method is carried out in this work. Relying on many statistical measurements and results of versatile system models the GSC algorithm is specially reelaborated for the implementation on the two massive parallel computation platforms to achieve a high performance of the segmentation needed for real-time application set-ups. A special attention has been paid to the question of an effective computation organisation for the target platforms. The details of the implementations on both platforms are discussed thoroughly. Finally, the two implementations are compared to highlight their relative merits and downsides for this complex and computation intensive application.The results of the work show that even having a considerably longer development cycle the FPGA-based solution on the Xilinx Virtex II Pro architecture can compete with the implementation on the specialised nVidia GT200 GPGPU card of the next technological generation and can even notably outperform it for image resolutions below 1024$^{2}$, while the nVidia G80 GPU of the same technological evolution cycle cannot be considered as a competitor. Compared to the processing speed on a single CPU (Opteron 2.6 GHz) the FPGA accelerates the application in dependence on the image resolution by a factor of about 23, while the GPU outperforms with factors of 13 to 20. |
| 536 | _ | _ | |0 G:(DE-HGF)POF2-899 |a 899 - ohne Topic (POF2-899) |c POF2-899 |x 0 |f POF I |
| 650 | _ | 7 | |0 V:(DE-588b)4012494-0 |2 GND |a Dissertation |x Diss. |
| 856 | 4 | _ | |u https://juser.fz-juelich.de/record/150846/files/Information_30.pdf |y OpenAccess |
| 856 | 4 | _ | |u https://juser.fz-juelich.de/record/150846/files/Information_30.gif?subformat=icon |x icon |y OpenAccess |
| 856 | 4 | _ | |u https://juser.fz-juelich.de/record/150846/files/Information_30.jpg?subformat=icon-1440 |x icon-1440 |y OpenAccess |
| 856 | 4 | _ | |u https://juser.fz-juelich.de/record/150846/files/Information_30.jpg?subformat=icon-180 |x icon-180 |y OpenAccess |
| 856 | 4 | _ | |u https://juser.fz-juelich.de/record/150846/files/Information_30.jpg?subformat=icon-640 |x icon-640 |y OpenAccess |
| 856 | 4 | _ | |u https://juser.fz-juelich.de/record/150846/files/Information_30.pdf?subformat=pdfa |x pdfa |y OpenAccess |
| 909 | C | O | |o oai:juser.fz-juelich.de:150846 |p openaire |p open_access |p VDB |p driver |p dnbdelivery |
| 910 | 1 | _ | |0 I:(DE-588b)5008462-8 |6 P:(DE-Juel1)133946 |a Forschungszentrum Jülich |b 0 |k FZJ |
| 913 | 2 | _ | |0 G:(DE-HGF)POF3-899H |1 G:(DE-HGF)POF3-890 |2 G:(DE-HGF)POF3-800 |a DE-HGF |b Programmungebundene Forschung |l ohne Programm |v Addenda |x 0 |
| 913 | 1 | _ | |0 G:(DE-HGF)POF2-899 |1 G:(DE-HGF)POF2-890 |2 G:(DE-HGF)POF2-800 |a DE-HGF |b Programmungebundene Forschung |l ohne Programm |v ohne Topic |x 0 |4 G:(DE-HGF)POF |3 G:(DE-HGF)POF2 |
| 914 | 1 | _ | |y 2013 |
| 915 | _ | _ | |0 StatID:(DE-HGF)0510 |2 StatID |a OpenAccess |
| 920 | _ | _ | |l yes |
| 920 | 1 | _ | |0 I:(DE-Juel1)ZEA-2-20090406 |k ZEA-2 |l Zentralinstitut für Elektronik |x 0 |
| 980 | 1 | _ | |a FullTexts |
| 980 | _ | _ | |a phd |
| 980 | _ | _ | |a VDB |
| 980 | _ | _ | |a UNRESTRICTED |
| 980 | _ | _ | |a book |
| 980 | _ | _ | |a I:(DE-Juel1)ZEA-2-20090406 |
| 981 | _ | _ | |a I:(DE-Juel1)PGI-4-20110106 |
| Library | Collection | CLSMajor | CLSMinor | Language | Author |
|---|