



EU Seventh Framework
Programme (FP7, 2007-2013)
Grant agreement n° 257646.

CMOS Technology for SPAD / SiPM

Results from the MiSPiA Project

D. Durini*, S. Weyers, A. Goehlich,
W. Brockherde, U. Paschen, H. Vogt



F. Villa, D. Bronzi, S. Tisa,
A. Tosi, F. Zappa



7th Fraunhofer IMS Workshop CMOS Imaging From Photon to Camera
Duisburg, Germany, May 20-21, 2014

*Daniel Durini is currently with Forschungszentrum Jülich GmbH (ZEA-2) and was formerly with Fraunhofer IMS
e-mail: d.durini@fz-juelich.de



- Introduction
- MiSPiA CMOS FrontSPADs
 - Technology Issues
 - Thorough Characterization Results
 - Bench-Marking
- MiSPiA CMOS BackSPADs
- Conclusions

SINGLE-PHOTON DETECTION APPLICATIONS:

- Time-resolved spectroscopy
- Fluorescence lifetime imaging
- Positron Emission Tomography
- Time-of-Flight ranging and 3D Imaging
- ...




DEMANDING REQUIREMENTS

- High Photon Detection Efficiency
- Low Noise (low DCR, Afterpulsing)
- Picosecond Timing Resolution, low quenching times
- Low Cross-Talk


Single photon
counting with
picosecond time-
resolution!

SINGLE-PHOTON AVALANCHE DIODEs (SPADs)



CMOS SPADs





- ✓ Cost-effective
- ✓ Good yield for mass production
- ✓ Suitable for arrays
- ✓ Good spatial resolution
- ✓ Quenching circuit, signal and data processing “on-chip”
- ✓ Good t_{jitter}
- ✓ Compatible with magnetic resonance imaging



- ✗ Small Fill-Factors for acceptable spatial resolutions
- ✗ High DCR
- ✗ High After-Pulsing

- Bias: **ABOVE** V_{BR} (breakdown voltage)
- Geiger Mode: it's a **TRIGGER** device!
- Opposite to APDs: **GAIN is MEANINGLESS!**



2P4M 0.35μm CMOS Process Line at Fraunhofer IMS




8" Wafers

2P4M 0.35 μ m CMOS Process Line at Fraunhofer IMS


Can we use the standard CMOS process setup?



Too high V_{br} → bad time jitters,
high dark counts, and no isolation
between neighbouring SPADs!




Chip layout for the first MiSPiA batch.




0.35µm HV-CMOS PROCESSING

0.35 μm CMOS SPAD Breakdown Voltage



Temperature drift: 37.8 mV/°C


SPAD test structures with diameters: 10 μm, 20 μm, 30 μm, 50 μm, 100 μm, 200 μm, and 500 μm



Temperature drift: 36.2 mV/°C

Source: F. Villa et al. "CMOS SPADs with up to 500 μm diameter and 55% detection efficiency at 420 nm", J. Modern Optics, Vol. 61, No. 2, 2014, pp. 102 - 115

Uniformity over different shapes and areas: variation < 6% with respect to room temperature, no peripheral activation.




Source: F. Villa et al. "CMOS SPADs with up to 500 μm diameter and 55% detection efficiency at 420 nm", J. Modern Optics, Vol. 61, No. 2, 2014, pp. 102 - 115

Acceptable DCR for large SPAD areas




STATE-OF-THE-ART DARK COUNT RATE

- < 2 kcps @ 50 °C ($\emptyset = 30 \mu\text{m}$)
- < 50 cps @ room temp. ($\emptyset = 30 \mu\text{m}$)
- Negligible DCR @ low temperature




SPAD Dark Count Rate



DCR vs T for SPADs with different diameters and excess biases between 4 V and 6 V.



Quadratic dependence | Higher order dependence




DCR SPAD diameter dependence at room temperature (25 °C) for excess biases between 4 V and 6 V.




Source: F. Villa et al. "CMOS SPADs with up to 500 μm diameter and 55% detection efficiency at 420 nm", J. Modern Optics, Vol. 61, No. 2, 2014, pp. 102 - 115

SPAD Dark Count Rate Cumulative Distribution Function







VERY HIGH DCR UNIFORMITY!

Larger area SPADs show higher DCR and also more „hot“ pixels...




Photon Detection Efficiency






Uniformity of the photoactive area


Detection uniformity was measured by scanning the SPAD photoactive area with a laser spot with 2 μm and 6 μm steps



20 μm SPAD
(effective diameter without the guard-ring)





500 μm SPAD
(effective diameter without the guard-ring)



Source: F. Villa et al. "CMOS SPADs with up to 500 μm diameter and 55% detection efficiency at 420 nm", J. Modern Optics, Vol. 61, No. 2, 2014, pp. 102 - 115



Afterpulsing Probability



LOW AFTERPULSING PROBABILITY


- Negligible AP (< 1%) @ $T_{\text{HOLD-OFF}} > 50$ ns for SPAD areas up to 50 μm diameters
- Negligible AP (< 1%) @ $T_{\text{HOLD-OFF}} > 90$ ns for SPAD areas > 50 μm diameters (150ns for 500 μm)
- Maximum Count Rate = 50 Mcps

Timing Response





GOOD TIMING RESPONSE



- FWHM < 100 ps ($\varnothing = 10 \mu\text{m}$)
- FWHM < 140 ps ($\varnothing = 20 - 30 \mu\text{m}$)
- Reduced variations among big devices ($\% \sigma_{\text{FWHM}} < 3$)
- Small wavelength influence ($\% \Delta_{\text{FWHM}} < 5$)




Timing Response





Results obtained using the on-chip integrated quenching circuit with tunable hold-off time and reduced electronics



Timing Response



Photon timing response of a 500 μm SPAD at different radial positions of the illumination spot (ρ) from 0 μm (SPAD centre) to 250 μm (periphery of the SPAD photoactive area)



Photon timing response vs. radial position of the illumination spot (expressed in % of the radius length)



MiSPiA CMOS FrontSPADs

A bit of SPAD Bench-Marking, just to see where we are...

SPAD Technology	PDE [%]			DCR/area @ 25°C [cps/ μm^2]	$T_{\text{HOLD-OFF}}$ [ns]	Time- Jitter, FWHM [ps]	SPAD Photoactive Area Diameter [μm]
	$\lambda = 400\text{nm}$	Peak	$\lambda = 850\text{nm}$				
This work [1]	45	53 (470 nm)	4.5	0.055	40 (AP < 1%)	85	10 20 30 50 100 200 500
Red-enhanced SPAD by Polimi and MPD [2]	18	60 (650 nm)	29	0.051	n.a.	93	50
0.35 μm CMOS planar silicon thin SPAD (not this technology) from MPD [3]	25	42 (550 nm)	4.5	3.979	600 (AP < 1%)	39	20
CMOS SPAD in 130 nm technology (MegaFrame Project, 2009) [4]	14	28 (500 nm)	6	0.249	100 (AP < 0.02%)	200	8
CMOS SPAD in 90 nm technology (SPADNet Project, 2012) [5]	17	44 (690 nm)	21	3.466	15 (AP < 0.375%)	52	6.4

- [1] F. Villa et al., "CMOS SPADs with up to 500 μm diameter and 55% detection efficiency at 420 nm", *Journal of Modern Optics*, Vol. 61, Issue 2, pp. 102-115, 2014
- [2] A. Gulinatti et al., "New silicon SPAD technology for enhanced red-sensitivity, high resolution timing and system integration", *Journal of Modern Optics*, 59(17), pp. 1489-1499, 2012
- [3] F. Guerrieri et al., "Single-Photon Camera for high-sensitivity high-speed applications", *Photonic Journal, IEEE*, Vol. 2 (5), 759-774, 2010
- [4] J. A. Richardson et al., "A low dark counting single photon avalanche diode structure compatible with standard nanometer scale CMOS technology", *IEEE Phot. Techn. Letters*, 21 (14), 120-122, 2009
- [5] E. A. G. Webster et al., "A single-photon avalanche diode in 90-nm CMOS imaging technology with 44% photon detection efficiency at 690 nm", *IEEE Electron Dev. Letters*, 33 (5), 694 - 696, 2012



MiSPiA CMOS FrontSPADs

A hypothetical SiPM Bench-Marking, just to see where we are...


SPAD Technology	PDE [%]			DCR/area @ 25°C [cps/μm²]	$T_{HOLD-OFF}$ [ns]	Time-Jitter, FWHM [ps]	SPAD Photoactive Area Diameter [μm], cell-size [μm²], and FF [%]
	$\lambda = 400\text{nm}$	Peak	$\lambda = 850\text{nm}$				
This work [1]	45	53 (470 nm)	4.5	0.055	40 (AP < 1%)	85	10 20 30 50 100 200 500 current SPAD cell pitch: 70 μm, goal cell-pitch: 56 μm, current FF= 18.4 %, goal FF= 28.7 %
Philips Digital Photon-Counting (PDPC) Model DLS-3200-22-44 [2]	37	40 (420 nm)	~7	DCR (95 cells active) = 7MHz, 3200 cells/pixel, cell size: 59.4 μm x 64 μm, FF = 75%: 0.807	n.a.	44	~30 (cell size: 59.4 μm x 64 μm, FF = 75 %)
HAMAMATSU Multi-Pixel Photon-Counter (MPPC) Series S10985 [3]	40	50 (440 nm)	~7	DCR/channel = 6 MHz, 3600 pixels/channel, pixel size: 50 μm x 50 μm, FF = 61.5%: 1.084	n.a.	n.a.	~22 (cell size: 50 μm x 50 μm, FF = 61.5 %)

[1] F. Villa et al., "CMOS SPADs with up to 500 μm diameter and 55% detection efficiency at 420 nm", *Journal of Modern Optics*, Vol. 61, Issue 2, pp. 102-115, 2014


[2] http://www.digitalphotoncounting.com/wp-content/uploads/dSiPM-Leaflet_A4_2013-11_A4.pdf

[3] http://www.hamamatsu.com/resources/pdf/ssd/s10984_series/etc_kapd1024e03.pdf


Schematic representation of the BackSPAD process flow and back-side thinning






Process simulation of a cross-section of the SOI BackSPAD wafer




Fully-Depleted (HV) BackSPADs



Partially-Depleted (LV) BackSPADs




State-of-the-Art MiSPiA FrontSPAD DCR:



For approx. 100 μm BackSPAD diameter:

$$\text{DCR}_{\text{BackSPAD}} \approx 40 \times \text{DCR}_{\text{FrontSPAD}}$$



For 150 μm FrontSPAD pixels with 30 μm SPAD diameter


→ $\text{DCR}_{\text{FrontSPAD}} \approx 100$ cps with a Fill-Factor of 3.14%

Equivalent 150 μm BackSPAD pixels with 143 μm SPAD diameter


→ $\text{DCR}_{\text{BackSPAD}} \approx 240$ kcps with a Fill-Factor of 71.4%!

A trade-off must be met between the BackSPAD DCR and the photoactive area!



Wafer-bonding of the BackSPAD SOI/CMOS array chips



Wafer without seal ring after back grinding




Wafer with seal ring after back grinding




Wafer with seal ring after reduced back grinding and dry etching

Wafer-bonding of the BackSPAD SOI/CMOS array chips

Pads and SPADs on wafer bonded
BackSPADs




Cross section of SOI wafer after
waferbonding and backthinning



CONCLUSIONS

- The MiSPiA FrontSPADs deliver:
 - the lowest DCR reached so far in CMOS technologies
 - high UV-PDE due to the special UV-transparent Silicon-Nitride based passivation layer
- BackSPADs are based on a standard SOI-CMOS technology, the ROIC is developed in the standard 0.35 μm CMOS technology
- The measured DCR are higher than those measured in FrontSPADs, but still in the expected range of state-of-the-art CMOS SPADs (kcps)
- The presence of deep trench isolation minimizes cross-talk issues, drastically decreases the minimum distance between adjacent SPAD structures (7μm), and does not increase the DCRs for distances above 1 μm to the BackSPAD device area
- The developed technology is suitable also for SiPM developments, where further optimization of the fill-factors should be addressed



*"Microelectronic Single-Photon 3D Imaging Arrays
for low-light high-speed Safety and Security Applications"*



The research was funded by the *ICT theme*
of the EU Seventh Framework Programme
under grant agreement n° 257646



Fraunhofer IMS contacts:

werner.brockherde@ims.fraunhofer.de

Politecnico di Milano contacts:

franco.zappa@polimi.it