000156341 001__ 156341
000156341 005__ 20210129214235.0
000156341 0247_ $$2GVK$$aGVK:642807795
000156341 0247_ $$2URN$$aurn:nbn:de:hbz:82-opus-34530
000156341 0247_ $$2ISSN$$a1866-1777
000156341 020__ $$a978-3-89336-675-0
000156341 037__ $$aFZJ-2014-05105
000156341 041__ $$aEnglish
000156341 082__ $$a621.3
000156341 1001_ $$0P:(DE-HGF)0$$aSandow, Christian Philipp$$b0$$eCorresponding author$$gmale$$ufzj
000156341 245__ $$aModeling, fabrication and characterization of silicon tunnel field-effect transistors$$f2010-06-08
000156341 260__ $$aJülich$$bForschungszentrum Jülich GmbH Zentralbibliothek, Verlag$$c2010
000156341 300__ $$aXIII, 112 S. : Ill., graph. Darst.
000156341 3367_ $$0PUB:(DE-HGF)11$$2PUB:(DE-HGF)$$aDissertation / PhD Thesis$$bphd$$mphd$$s1413208286_8770
000156341 3367_ $$02$$2EndNote$$aThesis
000156341 3367_ $$2DRIVER$$adoctoralThesis
000156341 3367_ $$2BibTeX$$aPHDTHESIS
000156341 3367_ $$2DataCite$$aOutput Types/Dissertation
000156341 3367_ $$2ORCID$$aDISSERTATION
000156341 4900_ $$aSchriften des Forschungszentrums Jülich . Reihe Information / information$$v15
000156341 502__ $$aRWTH Aachen, Diss., 2010$$bDr.$$cRWTH Aachen$$d2010
000156341 520__ $$aOver the last decades, the continuous down-scaling of metal-oxide-semiconductor field-effect transistors (MOSFETs) enabled faster and more complex chips while at the same time the space and power-consumption was kept under control. However, in the future, the further reduction of the power consumption per unit area will be restricted by a fundamental limit of the inverse subthreshold swing of MOSFETs, which relates its on/off-current-ratio to the operation voltage. Since logic devices operate at a given on/off-currentratio, the limited subthreshold swing will prevent further reduction of the operation voltage, which is the main parameter to reduce the power consumption. In this thesis, the Tunnel-FET (TFET) is studied as an alternative switching device which could overcome the physical limit of the subthreshold slope in MOSFETs. After introducing the working principle of the TFET, device parameters are studied extensively in quantum simulations based on the non-equilibrium- Green’s-function method. It is found that the performance of a nanowire device geometry is superior to that of planar structures and that the gate dielectric should be as thin as possible. Moreover, the impact of doping concentration on the switching behavior is investigated. For very large doping concentrations, the subthreshold swing is expected to deteriorate while smaller doping concentrations lead to reduced oncurrents. Therefore, the doping concentrations need to be tailored to a specific application. Finally, TFETs with different substrate materials are simulated and the influence of bandgap and effective masses is illustrated. A small bandgap improves band-to-band tunneling currents, therefore, the on-currents of the TFET increase. However, due to the ambipolar behavior of the TFET, the off-currents increase as well. Therefore, an optimal TFET is proposed, which is a heterostructure nanowire that utilizes a small bandgap material at the source/channel-junction and a large bandgap material at the drain/channel-junction. The extensive simulations are complemented by a study on different experimental realizations of the TFET: As a first step, planar silicon TFETs were fabricated on ultra-thin-body silicon-on-insulator substrates. The resulting TFETs exhibit minimal inverse subthreshold slopes of 325 mV/dec and on-currents of the order of 10$^{-2}$ μA/μm. Since these results are inferior to MOSFET performance, optimizations of the doping concentration and gate dielectric thickness are investigated and both parameters are found to impact the performance as predicted by the simulations. Furthermore, the lateral steepness of the source doping profile is identified as an important parameter, which limits the switching slope. To benefit from the improved electrostatics of nanowires, in a second step, silicon nanowire array TFETs with widths of < 20 nm were fabricated using a top-down approach. In order to optimize the slope of the doping profile, for the first time laser annealing was employed for dopant activation in TFETs. To find the optimum annealing conditions, the impact of different laser energies in combination with a thermal postanneal treatment on the TFET performance is studied. The electrical characterization of the nanowire TFETs shows an improvement of the subthreshold swing by about 10% and of the on-currents by one order of magnitude when compared to the planar TFETs. To deepen the understanding of TFET operation, low temperature measurements have been performed and band-to-band tunneling is found to be the dominant conduction method. Moreover, for the first time possible parasitic recombination mechanisms are identified in a TFET which might limit the switching slope in silicon. Since small-band gap heterostructure nanowires might offer largely improved tunneling probabilities, in this thesis, a first experimental realization of InSb nanowire MOSFETs is presented. As the bandgap is the most important property for TFET applications, it is carefully extracted from the electrical characteristics and it is found to match the value known from bulk InSb very well. In summary, this thesis presents quantum simulations and two experimental realizations of TFETs in silicon are studied in detail. Variations of device parameters show a path for further optimizations of silicon TFETs. As a first step beyond silicon, InSb nanowire MOSFETs are fabricated successfully for the first time and the potential of InSb for TFET operation is discussed.
000156341 536__ $$0G:(DE-HGF)POF2-421$$a421 - Frontiers of charge based Electronics (POF2-421)$$cPOF2-421$$fPOF II$$x0
000156341 588__ $$aDataset connected to GVK
000156341 650_7 $$0V:(DE-588b)4012494-0$$2GND$$aDissertation$$xDiss.
000156341 773__ $$y2010
000156341 8564_ $$uhttp://darwin.bth.rwth-aachen.de/opus3/volltexte/2011/3453/
000156341 8564_ $$uhttps://juser.fz-juelich.de/record/156341/files/FZJ-2014-05105.pdf$$yRestricted
000156341 909CO $$ooai:juser.fz-juelich.de:156341$$pVDB
000156341 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-HGF)0$$aForschungszentrum Jülich GmbH$$b0$$kFZJ
000156341 9132_ $$0G:(DE-HGF)POF3-521$$1G:(DE-HGF)POF3-520$$2G:(DE-HGF)POF3-500$$aDE-HGF$$bPOF III$$lKey Technologies$$vFuture Information Technology - Fundamentals, Novel Concepts and Energy Efficiency (FIT)$$x0
000156341 9131_ $$0G:(DE-HGF)POF2-421$$1G:(DE-HGF)POF2-420$$2G:(DE-HGF)POF2-400$$3G:(DE-HGF)POF2$$4G:(DE-HGF)POF$$aDE-HGF$$bSchlüsseltechnologien$$lGrundlagen zukünftiger Informationstechnologien$$vFrontiers of charge based Electronics$$x0
000156341 920__ $$lyes
000156341 9201_ $$0I:(DE-Juel1)PGI-9-20110106$$kPGI-9$$lHalbleiter-Nanoelektronik$$x0
000156341 980__ $$aphd
000156341 980__ $$aVDB
000156341 980__ $$aI:(DE-Juel1)PGI-9-20110106
000156341 980__ $$aUNRESTRICTED