000187187 001__ 187187
000187187 005__ 20210122101129.0
000187187 020__ $$a978-3-95806-002-9
000187187 0247_ $$2Handle$$a2128/8459
000187187 0247_ $$2ISSN$$a1866-1777
000187187 037__ $$aFZJ-2015-00861
000187187 041__ $$aEnglish
000187187 1001_ $$0P:(DE-Juel1)5960$$aRichter, Simon$$b0$$eCorresponding Author$$gmale$$ufzj
000187187 245__ $$aStrained Silicon and Silicon-Germanium Nanowire Tunnel FETs and Inverters$$f - 2014
000187187 260__ $$aJülich$$bForschungszentrum Jülich GmbH Zentralbibliothek, Verlag$$c2014
000187187 300__ $$aiii, 117 S.
000187187 3367_ $$2DataCite$$aOutput Types/Dissertation
000187187 3367_ $$0PUB:(DE-HGF)3$$2PUB:(DE-HGF)$$aBook$$mbook
000187187 3367_ $$2ORCID$$aDISSERTATION
000187187 3367_ $$2BibTeX$$aPHDTHESIS
000187187 3367_ $$02$$2EndNote$$aThesis
000187187 3367_ $$0PUB:(DE-HGF)11$$2PUB:(DE-HGF)$$aDissertation / PhD Thesis$$bphd$$mphd$$s1611223436_3575
000187187 3367_ $$2DRIVER$$adoctoralThesis
000187187 4900_ $$aSchriften des Forschungszentrums Jülich. Reihe Information / information$$v40
000187187 502__ $$aDissertation, RWTH Aachen, 2014$$bDissertation$$cRWTH Aachen$$d2014
000187187 520__ $$aReducing power consumption is an important issue for integrated circuits in portable devices relying on batteries and systems without external power supply. Scaling of the supply voltage V$_{DD}$ in integrated circuits is a powerful tool for reducing the power consumption, due to the quadratic dependence on V$_{DD}$. MOSFETs, however, exhibit a fundamental limitation forthe drain current increase per applied gate voltage difference. The tunnel field-effect transistor(TFET) provides the ability for beating this limitation, thus offering a performanceadvantage over MOSFETs for ultra-low V$_{DD}$. In this work, TFETs are fabricated with respect to design rules deduced from basic physical relations for the tunneling probability. The aim is to increase the tunneling probability in order to obtain higher drive currents in the devices. A tri-gated nanowire design in combinationwith a high-$\ κappa$/metal gate stacks is employed in order to increase the electrostatic gate control. Devices are fabricated on tensile-strained Si on insulator (SSOI) as well as compressively strained SiGe on SOI substrates. Fabricated devices reveal enhanced current for smaller band gap and effective carrier mass in those materials. In order to further increase I$_{ON}$ and prevent I$_{OFF}$ degradation occurring in small band gap TFET homostructures, a NW based heterostructure design with enlarged tunnel junction area is conceived and fabricated. Device characterization of this structure reveals superior performance and large I$_{ON}$/I$_{OFF}$ ratio. TCAD simulations demonstrate how the structure could be adapted toutilize line tunneling in an inverted source region for further current improvement. SSOI NW TFET characteristics are investigated and compared to MOSFETs fabricated with analog processing. Temperature dependence of TFET characteristics is analyzed and hot carrier effects in the tunnel junction are revealed by charge pumping measurements. Furthermore, the feasibility of TFETs for logic application is studied by fabrication of inverter structures. A comparison of TFET and MOSFET inverters reveals degradation of the voltage transfer characteristics caused by the ambipolarity of TFETs. An emulated TFET structure based on the fabricated SiGe/Si heterostructure with reduced ambipolarity provesto prevent output degradation of the TFET inverter and demonstrates sufficiently high noisemargins down to ultra-low supply voltages. Low frequency noise measurements are performed on SSOI NW TFETs and MOSFETs revealinga dominant noise contribution by the tunnel junction in TFETs. The confined tunnel junction area provides a higher probability for RTS noise generation.
000187187 536__ $$0G:(DE-HGF)POF2-421$$a421 - Frontiers of charge based Electronics (POF2-421)$$cPOF2-421$$fPOF II$$x0
000187187 650_7 $$0V:(DE-588b)4012494-0$$2GND$$aDissertation$$xDiss.
000187187 773__ $$y2014
000187187 8564_ $$uhttps://juser.fz-juelich.de/record/187187/files/FZJ-2015-00861.pdf$$yOpenAccess
000187187 8564_ $$uhttps://juser.fz-juelich.de/record/187187/files/FZJ-2015-00861.jpg?subformat=icon-144$$xicon-144$$yOpenAccess
000187187 8564_ $$uhttps://juser.fz-juelich.de/record/187187/files/FZJ-2015-00861.jpg?subformat=icon-180$$xicon-180$$yOpenAccess
000187187 8564_ $$uhttps://juser.fz-juelich.de/record/187187/files/FZJ-2015-00861.jpg?subformat=icon-640$$xicon-640$$yOpenAccess
000187187 909CO $$ooai:juser.fz-juelich.de:187187$$popenaire$$pdriver$$pVDB$$popen_access$$pdnbdelivery
000187187 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)5960$$aForschungszentrum Jülich GmbH$$b0$$kFZJ
000187187 9131_ $$0G:(DE-HGF)POF2-421$$1G:(DE-HGF)POF2-420$$2G:(DE-HGF)POF2-400$$3G:(DE-HGF)POF2$$4G:(DE-HGF)POF$$aDE-HGF$$bSchlüsseltechnologien$$lGrundlagen zukünftiger Informationstechnologien$$vFrontiers of charge based Electronics$$x0
000187187 9132_ $$0G:(DE-HGF)POF3-521$$1G:(DE-HGF)POF3-520$$2G:(DE-HGF)POF3-500$$aDE-HGF$$bKey Technologies$$lFuture Information Technology - Fundamentals, Novel Concepts and Energy Efficiency (FIT)$$vControlling Electron Charge-Based Phenomena$$x0
000187187 9141_ $$y2014
000187187 915__ $$0StatID:(DE-HGF)0510$$2StatID$$aOpenAccess
000187187 920__ $$lyes
000187187 9201_ $$0I:(DE-Juel1)PGI-9-20110106$$kPGI-9$$lHalbleiter-Nanoelektronik$$x0
000187187 980__ $$aphd
000187187 980__ $$aVDB
000187187 980__ $$abook
000187187 980__ $$aI:(DE-Juel1)PGI-9-20110106
000187187 980__ $$aUNRESTRICTED
000187187 9801_ $$aFullTexts