000824570 001__ 824570
000824570 005__ 20250129092443.0
000824570 037__ $$aFZJ-2016-07140
000824570 041__ $$aEnglish
000824570 1001_ $$0P:(DE-Juel1)164418$$aParkalian, Nina$$b0$$eCorresponding author$$ufzj
000824570 1112_ $$aAnalog 2016$$cBremen$$d2016-09-12 - 2016-09-14$$wGermany
000824570 245__ $$aA 4-GHz LC-Based Voltage Controlled Oscillator & Frequency Divider for use in Neutrino Experiments
000824570 260__ $$c2016
000824570 3367_ $$033$$2EndNote$$aConference Paper
000824570 3367_ $$2DataCite$$aOther
000824570 3367_ $$2BibTeX$$aINPROCEEDINGS
000824570 3367_ $$2DRIVER$$aconferenceObject
000824570 3367_ $$2ORCID$$aLECTURE_SPEECH
000824570 3367_ $$0PUB:(DE-HGF)6$$2PUB:(DE-HGF)$$aConference Presentation$$bconf$$mconf$$s1481826034_2008$$xAfter Call
000824570 502__ $$cUniversity of Duisburg-Essen
000824570 520__ $$aA  low  power,  low  phase  noise  and  wide  tuning    range    4GHz    LC-based    voltage    controlled    oscillator  (VCO)  to  be  used  in  a  phase  locked  loop  for  neutrino  experiments  is  presented.  The  design  process  should consider the limitations on the maximum tolerable jitter  of  the  clock  that  is  generated  in  the  PLL.  The  presented  structure  consists  of  VCO  block  followed  by  two frequency dividers. To achieve a linear characteristic over  a  wide  frequency  range,  the  VCO  uses  NMOS  varactors   to   control   the   frequency.   The   circuit   is   fabricated  in  a TSMC  65nm  CMOS  technology.  The  power  consumption  from  1.2V  power  supply  excluding  50Ω buffer stage equals to 6.9mW. Measurement results provide -94dBc/Hz phase noise at 1MHz offset frequency from  1GHz  carrier  frequency.  The  circuit  features  a  tuning  range  of  360MHz  at  the  output  of  dividers  for  a control voltage range from 0 to 0.8V.
000824570 536__ $$0G:(DE-HGF)POF3-899$$a899 - ohne Topic (POF3-899)$$cPOF3-899$$fPOF III$$x0
000824570 7001_ $$0P:(DE-Juel1)156319$$aRobens, Markus$$b1$$ufzj
000824570 7001_ $$0P:(DE-Juel1)159350$$aGrewing, Christian$$b2$$ufzj
000824570 7001_ $$0P:(DE-Juel1)142562$$avan Waasen, Stefan$$b3$$ufzj
000824570 8564_ $$uhttps://juser.fz-juelich.de/record/824570/files/07584289.pdf$$yRestricted
000824570 8564_ $$uhttps://juser.fz-juelich.de/record/824570/files/07584289.gif?subformat=icon$$xicon$$yRestricted
000824570 8564_ $$uhttps://juser.fz-juelich.de/record/824570/files/07584289.jpg?subformat=icon-1440$$xicon-1440$$yRestricted
000824570 8564_ $$uhttps://juser.fz-juelich.de/record/824570/files/07584289.jpg?subformat=icon-180$$xicon-180$$yRestricted
000824570 8564_ $$uhttps://juser.fz-juelich.de/record/824570/files/07584289.jpg?subformat=icon-640$$xicon-640$$yRestricted
000824570 8564_ $$uhttps://juser.fz-juelich.de/record/824570/files/07584289.pdf?subformat=pdfa$$xpdfa$$yRestricted
000824570 909CO $$ooai:juser.fz-juelich.de:824570$$pVDB
000824570 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)164418$$aForschungszentrum Jülich$$b0$$kFZJ
000824570 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)156319$$aForschungszentrum Jülich$$b1$$kFZJ
000824570 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)159350$$aForschungszentrum Jülich$$b2$$kFZJ
000824570 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)142562$$aForschungszentrum Jülich$$b3$$kFZJ
000824570 9131_ $$0G:(DE-HGF)POF3-899$$1G:(DE-HGF)POF3-890$$2G:(DE-HGF)POF3-800$$3G:(DE-HGF)POF3$$4G:(DE-HGF)POF$$aDE-HGF$$bProgrammungebundene Forschung$$lohne Programm$$vohne Topic$$x0
000824570 9141_ $$y2016
000824570 9201_ $$0I:(DE-Juel1)ZEA-2-20090406$$kZEA-2$$lZentralinstitut für Elektronik$$x0
000824570 980__ $$aconf
000824570 980__ $$aVDB
000824570 980__ $$aI:(DE-Juel1)ZEA-2-20090406
000824570 980__ $$aUNRESTRICTED
000824570 981__ $$aI:(DE-Juel1)PGI-4-20110106