% IMPORTANT: The following is UTF-8 encoded. This means that in the presence
% of non-ASCII characters, it will not work with BibTeX 0.99 or older.
% Instead, you should use an up-to-date BibTeX implementation like “bibtex8” or
% “biber”.
@INPROCEEDINGS{Parkalian:824570,
author = {Parkalian, Nina and Robens, Markus and Grewing, Christian
and van Waasen, Stefan},
title = {{A} 4-{GH}z {LC}-{B}ased {V}oltage {C}ontrolled
{O}scillator $\&$ {F}requency {D}ivider for use in
{N}eutrino {E}xperiments},
school = {University of Duisburg-Essen},
reportid = {FZJ-2016-07140},
year = {2016},
abstract = {A low power, low phase noise and wide tuning range 4GHz
LC-based voltage controlled oscillator (VCO) to be used in a
phase locked loop for neutrino experiments is presented. The
design process should consider the limitations on the
maximum tolerable jitter of the clock that is generated in
the PLL. The presented structure consists of VCO block
followed by two frequency dividers. To achieve a linear
characteristic over a wide frequency range, the VCO uses
NMOS varactors to control the frequency. The circuit is
fabricated in a TSMC 65nm CMOS technology. The power
consumption from 1.2V power supply excluding 50Ω buffer
stage equals to 6.9mW. Measurement results provide -94dBc/Hz
phase noise at 1MHz offset frequency from 1GHz carrier
frequency. The circuit features a tuning range of 360MHz at
the output of dividers for a control voltage range from 0 to
0.8V.},
month = {Sep},
date = {2016-09-12},
organization = {Analog 2016, Bremen (Germany), 12 Sep
2016 - 14 Sep 2016},
subtyp = {After Call},
cin = {ZEA-2},
cid = {I:(DE-Juel1)ZEA-2-20090406},
pnm = {899 - ohne Topic (POF3-899)},
pid = {G:(DE-HGF)POF3-899},
typ = {PUB:(DE-HGF)6},
url = {https://juser.fz-juelich.de/record/824570},
}