TY  - CHAP
AU  - Peyser, Alexander
TI  - NestMC: A new multi-compartment neuronal network simulator
VL  - FZJ-JSC-IB-2017-01
CY  - Jülich
PB  - Forschungszentrum Jülich Jülich Supercomputing Centre
M1  - FZJ-2017-04336
T2  - JSC Internal Report
SP  - 31-36
PY  - 2017
AB  - NestMC is a prototype simulator for neuronal networks composed of morphologically detailed neurons.This new code is being designed for the new generation of HPC infrastructure composed of massively parallel and heterogeneous architectures.Planned architectures include `normal' non-vectorized CPUs, vectorized CPUs such as KNL, GPUs and other boosters such as FPGAs.For OpenMP, the current architecture with 1 thread per rank handling all spike communications and exchange scales well up to 2048 nodes, and continues to give performance gains up to full JUQUEEN.Using threading pools that partially implement the functionality of TBB, we see good weak-scaling up to 4096 nodes and can expect to see performance gains up to JUQUEEN scale.For more complex neuron models and morphologies which increase the ratio of computation time to communication time, weak scaling should be significantly improved; the cases tested are 'worst case scenarios' relative to production runs.With this workshop, we identified the limits of weak-scaling on the current architecture.This motivated the development of a threading backend for architectures where TBB is not available.Since the communication time is dominated by processing the global spike buffers, a dry-run mode has been developed taking advantage of this performance profile, which will allow us to estimate these results using negligible resources.
Y2  - 23 Jan 2017 - 25 Jan 2017
M2  - Jülich, Germany
LB  - PUB:(DE-HGF)7
UR  - https://juser.fz-juelich.de/record/834363
ER  -