000840162 001__ 840162
000840162 005__ 20210129231748.0
000840162 0247_ $$2Handle$$a2128/15980
000840162 037__ $$aFZJ-2017-07717
000840162 041__ $$aEnglish
000840162 1001_ $$0P:(DE-Juel1)145478$$aHerten, Andreas$$b0$$eCorresponding author$$ufzj
000840162 1112_ $$aInternational Conference for High Performance Computing, Networking, Storage and Analysis (The Supercomputing Conference)$$cDenver, CO$$d2017-11-13 - 2017-11-13$$gSC17$$wUnited States of America
000840162 245__ $$aApplication Porting and Optimization on GPU-accelerated POWER Architectures
000840162 260__ $$c2017
000840162 3367_ $$2DRIVER$$alecture
000840162 3367_ $$031$$2EndNote$$aGeneric
000840162 3367_ $$2BibTeX$$aMISC
000840162 3367_ $$0PUB:(DE-HGF)17$$2PUB:(DE-HGF)$$aLecture$$blecture$$mlecture$$s1511852265_21601$$xAfter Call
000840162 3367_ $$2ORCID$$aLECTURE_SPEECH
000840162 3367_ $$2DataCite$$aText
000840162 520__ $$aThe POWER processor has re-emerged as a technology for supercomputer architectures. One major reason is the tight integration of processor and GPU accelerator through the new NVLink technology. Two major sites in the US, ORNL and LLNL, have already decided to have their pre-exascale systems being based on this new architecture. This tutorial will give an opportunity to obtain in-depth knowledge and experience with GPU-accelerated POWER nodes. It focuses on porting applications to a single node and covers the topics architecture, compilers, performance analysis and tuning, and multi-GPU programming. The tutorial will include an overview of the new NVLink-based node architectures, lectures on first-hand experience in porting to this architecture, and exercises using tools to focus on performance.
000840162 536__ $$0G:(DE-HGF)POF3-513$$a513 - Supercomputer Facility (POF3-513)$$cPOF3-513$$fPOF III$$x0
000840162 7001_ $$0P:(DE-Juel1)144441$$aPleiter, Dirk$$b1$$ufzj
000840162 7001_ $$0P:(DE-Juel1)137023$$aKraus, Jiri$$b2$$ufzj
000840162 7001_ $$0P:(DE-HGF)0$$aRavindar, Archana$$b3
000840162 7001_ $$0P:(DE-HGF)0$$aHagleitner, Christoph$$b4
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/1-DPleiter-Hardware_Architecture.pdf$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/2-AHerten-Performance_Measurement.pdf$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/3-ARavindar-Application_Optimization.pdf$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/4-JKraus-Pascal_GPU_Architecture.pdf$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/5-JKraus-Multi_GPU_Programming.pdf$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/6-CHagleitner-Best_Practices.pdf$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/1-DPleiter-Hardware_Architecture.gif?subformat=icon$$xicon$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/1-DPleiter-Hardware_Architecture.jpg?subformat=icon-1440$$xicon-1440$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/1-DPleiter-Hardware_Architecture.jpg?subformat=icon-180$$xicon-180$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/1-DPleiter-Hardware_Architecture.jpg?subformat=icon-640$$xicon-640$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/1-DPleiter-Hardware_Architecture.pdf?subformat=pdfa$$xpdfa$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/2-AHerten-Performance_Measurement.gif?subformat=icon$$xicon$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/2-AHerten-Performance_Measurement.jpg?subformat=icon-1440$$xicon-1440$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/2-AHerten-Performance_Measurement.jpg?subformat=icon-180$$xicon-180$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/2-AHerten-Performance_Measurement.jpg?subformat=icon-640$$xicon-640$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/2-AHerten-Performance_Measurement.pdf?subformat=pdfa$$xpdfa$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/3-ARavindar-Application_Optimization.gif?subformat=icon$$xicon$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/3-ARavindar-Application_Optimization.jpg?subformat=icon-1440$$xicon-1440$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/3-ARavindar-Application_Optimization.jpg?subformat=icon-180$$xicon-180$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/3-ARavindar-Application_Optimization.jpg?subformat=icon-640$$xicon-640$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/3-ARavindar-Application_Optimization.pdf?subformat=pdfa$$xpdfa$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/4-JKraus-Pascal_GPU_Architecture.gif?subformat=icon$$xicon$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/4-JKraus-Pascal_GPU_Architecture.jpg?subformat=icon-1440$$xicon-1440$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/4-JKraus-Pascal_GPU_Architecture.jpg?subformat=icon-180$$xicon-180$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/4-JKraus-Pascal_GPU_Architecture.jpg?subformat=icon-640$$xicon-640$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/4-JKraus-Pascal_GPU_Architecture.pdf?subformat=pdfa$$xpdfa$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/5-JKraus-Multi_GPU_Programming.gif?subformat=icon$$xicon$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/5-JKraus-Multi_GPU_Programming.jpg?subformat=icon-1440$$xicon-1440$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/5-JKraus-Multi_GPU_Programming.jpg?subformat=icon-180$$xicon-180$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/5-JKraus-Multi_GPU_Programming.jpg?subformat=icon-640$$xicon-640$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/5-JKraus-Multi_GPU_Programming.pdf?subformat=pdfa$$xpdfa$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/6-CHagleitner-Best_Practices.gif?subformat=icon$$xicon$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/6-CHagleitner-Best_Practices.jpg?subformat=icon-1440$$xicon-1440$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/6-CHagleitner-Best_Practices.jpg?subformat=icon-180$$xicon-180$$yOpenAccess
000840162 8564_ $$uhttps://juser.fz-juelich.de/record/840162/files/6-CHagleitner-Best_Practices.jpg?subformat=icon-640$$xicon-640$$yOpenAccess
000840162 909CO $$ooai:juser.fz-juelich.de:840162$$pdriver$$pVDB$$popen_access$$popenaire
000840162 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)145478$$aForschungszentrum Jülich$$b0$$kFZJ
000840162 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)144441$$aForschungszentrum Jülich$$b1$$kFZJ
000840162 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)137023$$aForschungszentrum Jülich$$b2$$kFZJ
000840162 9131_ $$0G:(DE-HGF)POF3-513$$1G:(DE-HGF)POF3-510$$2G:(DE-HGF)POF3-500$$3G:(DE-HGF)POF3$$4G:(DE-HGF)POF$$aDE-HGF$$bKey Technologies$$lSupercomputing & Big Data$$vSupercomputer Facility$$x0
000840162 9141_ $$y2017
000840162 915__ $$0StatID:(DE-HGF)0510$$2StatID$$aOpenAccess
000840162 9201_ $$0I:(DE-Juel1)JSC-20090406$$kJSC$$lJülich Supercomputing Center$$x0
000840162 980__ $$alecture
000840162 980__ $$aVDB
000840162 980__ $$aUNRESTRICTED
000840162 980__ $$aI:(DE-Juel1)JSC-20090406
000840162 9801_ $$aFullTexts