Hauptseite > Publikationsdatenbank > Application Porting and Optimization on GPU-accelerated POWER Architectures > print

001     840162
005     20210129231748.0
024 7 _ |a 2128/15980
|2 Handle
037 _ _ |a FZJ-2017-07717
041 _ _ |a English
100 1 _ |a Herten, Andreas
|0 P:(DE-Juel1)145478
|b 0
|e Corresponding author
|u fzj
111 2 _ |a International Conference for High Performance Computing, Networking, Storage and Analysis (The Supercomputing Conference)
|g SC17
|c Denver, CO
|d 2017-11-13 - 2017-11-13
|w United States of America
245 _ _ |a Application Porting and Optimization on GPU-accelerated POWER Architectures
260 _ _ |c 2017
336 7 _ |a lecture
|2 DRIVER
336 7 _ |a Generic
|0 31
|2 EndNote
336 7 _ |a MISC
|2 BibTeX
336 7 _ |a Lecture
|b lecture
|m lecture
|0 PUB:(DE-HGF)17
|s 1511852265_21601
|2 PUB:(DE-HGF)
|x After Call
336 7 _ |a LECTURE_SPEECH
|2 ORCID
336 7 _ |a Text
|2 DataCite
520 _ _ |a The POWER processor has re-emerged as a technology for supercomputer architectures. One major reason is the tight integration of processor and GPU accelerator through the new NVLink technology. Two major sites in the US, ORNL and LLNL, have already decided to have their pre-exascale systems being based on this new architecture. This tutorial will give an opportunity to obtain in-depth knowledge and experience with GPU-accelerated POWER nodes. It focuses on porting applications to a single node and covers the topics architecture, compilers, performance analysis and tuning, and multi-GPU programming. The tutorial will include an overview of the new NVLink-based node architectures, lectures on first-hand experience in porting to this architecture, and exercises using tools to focus on performance.
536 _ _ |a 513 - Supercomputer Facility (POF3-513)
|0 G:(DE-HGF)POF3-513
|c POF3-513
|f POF III
|x 0
700 1 _ |a Pleiter, Dirk
|0 P:(DE-Juel1)144441
|b 1
|u fzj
700 1 _ |a Kraus, Jiri
|0 P:(DE-Juel1)137023
|b 2
|u fzj
700 1 _ |a Ravindar, Archana
|0 P:(DE-HGF)0
|b 3
700 1 _ |a Hagleitner, Christoph
|0 P:(DE-HGF)0
|b 4
856 4 _ |y OpenAccess
|u https://juser.fz-juelich.de/record/840162/files/1-DPleiter-Hardware_Architecture.pdf
856 4 _ |y OpenAccess
|u https://juser.fz-juelich.de/record/840162/files/2-AHerten-Performance_Measurement.pdf
856 4 _ |y OpenAccess
|u https://juser.fz-juelich.de/record/840162/files/3-ARavindar-Application_Optimization.pdf
856 4 _ |y OpenAccess
|u https://juser.fz-juelich.de/record/840162/files/4-JKraus-Pascal_GPU_Architecture.pdf
856 4 _ |y OpenAccess
|u https://juser.fz-juelich.de/record/840162/files/5-JKraus-Multi_GPU_Programming.pdf
856 4 _ |y OpenAccess
|u https://juser.fz-juelich.de/record/840162/files/6-CHagleitner-Best_Practices.pdf
856 4 _ |y OpenAccess
|x icon
|u https://juser.fz-juelich.de/record/840162/files/1-DPleiter-Hardware_Architecture.gif?subformat=icon
856 4 _ |y OpenAccess
|x icon-1440
|u https://juser.fz-juelich.de/record/840162/files/1-DPleiter-Hardware_Architecture.jpg?subformat=icon-1440
856 4 _ |y OpenAccess
|x icon-180
|u https://juser.fz-juelich.de/record/840162/files/1-DPleiter-Hardware_Architecture.jpg?subformat=icon-180
856 4 _ |y OpenAccess
|x icon-640
|u https://juser.fz-juelich.de/record/840162/files/1-DPleiter-Hardware_Architecture.jpg?subformat=icon-640
856 4 _ |y OpenAccess
|x pdfa
|u https://juser.fz-juelich.de/record/840162/files/1-DPleiter-Hardware_Architecture.pdf?subformat=pdfa
856 4 _ |y OpenAccess
|x icon
|u https://juser.fz-juelich.de/record/840162/files/2-AHerten-Performance_Measurement.gif?subformat=icon
856 4 _ |y OpenAccess
|x icon-1440
|u https://juser.fz-juelich.de/record/840162/files/2-AHerten-Performance_Measurement.jpg?subformat=icon-1440
856 4 _ |y OpenAccess
|x icon-180
|u https://juser.fz-juelich.de/record/840162/files/2-AHerten-Performance_Measurement.jpg?subformat=icon-180
856 4 _ |y OpenAccess
|x icon-640
|u https://juser.fz-juelich.de/record/840162/files/2-AHerten-Performance_Measurement.jpg?subformat=icon-640
856 4 _ |y OpenAccess
|x pdfa
|u https://juser.fz-juelich.de/record/840162/files/2-AHerten-Performance_Measurement.pdf?subformat=pdfa
856 4 _ |y OpenAccess
|x icon
|u https://juser.fz-juelich.de/record/840162/files/3-ARavindar-Application_Optimization.gif?subformat=icon
856 4 _ |y OpenAccess
|x icon-1440
|u https://juser.fz-juelich.de/record/840162/files/3-ARavindar-Application_Optimization.jpg?subformat=icon-1440
856 4 _ |y OpenAccess
|x icon-180
|u https://juser.fz-juelich.de/record/840162/files/3-ARavindar-Application_Optimization.jpg?subformat=icon-180
856 4 _ |y OpenAccess
|x icon-640
|u https://juser.fz-juelich.de/record/840162/files/3-ARavindar-Application_Optimization.jpg?subformat=icon-640
856 4 _ |y OpenAccess
|x pdfa
|u https://juser.fz-juelich.de/record/840162/files/3-ARavindar-Application_Optimization.pdf?subformat=pdfa
856 4 _ |y OpenAccess
|x icon
|u https://juser.fz-juelich.de/record/840162/files/4-JKraus-Pascal_GPU_Architecture.gif?subformat=icon
856 4 _ |y OpenAccess
|x icon-1440
|u https://juser.fz-juelich.de/record/840162/files/4-JKraus-Pascal_GPU_Architecture.jpg?subformat=icon-1440
856 4 _ |y OpenAccess
|x icon-180
|u https://juser.fz-juelich.de/record/840162/files/4-JKraus-Pascal_GPU_Architecture.jpg?subformat=icon-180
856 4 _ |y OpenAccess
|x icon-640
|u https://juser.fz-juelich.de/record/840162/files/4-JKraus-Pascal_GPU_Architecture.jpg?subformat=icon-640
856 4 _ |y OpenAccess
|x pdfa
|u https://juser.fz-juelich.de/record/840162/files/4-JKraus-Pascal_GPU_Architecture.pdf?subformat=pdfa
856 4 _ |y OpenAccess
|x icon
|u https://juser.fz-juelich.de/record/840162/files/5-JKraus-Multi_GPU_Programming.gif?subformat=icon
856 4 _ |y OpenAccess
|x icon-1440
|u https://juser.fz-juelich.de/record/840162/files/5-JKraus-Multi_GPU_Programming.jpg?subformat=icon-1440
856 4 _ |y OpenAccess
|x icon-180
|u https://juser.fz-juelich.de/record/840162/files/5-JKraus-Multi_GPU_Programming.jpg?subformat=icon-180
856 4 _ |y OpenAccess
|x icon-640
|u https://juser.fz-juelich.de/record/840162/files/5-JKraus-Multi_GPU_Programming.jpg?subformat=icon-640
856 4 _ |y OpenAccess
|x pdfa
|u https://juser.fz-juelich.de/record/840162/files/5-JKraus-Multi_GPU_Programming.pdf?subformat=pdfa
856 4 _ |y OpenAccess
|x icon
|u https://juser.fz-juelich.de/record/840162/files/6-CHagleitner-Best_Practices.gif?subformat=icon
856 4 _ |y OpenAccess
|x icon-1440
|u https://juser.fz-juelich.de/record/840162/files/6-CHagleitner-Best_Practices.jpg?subformat=icon-1440
856 4 _ |y OpenAccess
|x icon-180
|u https://juser.fz-juelich.de/record/840162/files/6-CHagleitner-Best_Practices.jpg?subformat=icon-180
856 4 _ |y OpenAccess
|x icon-640
|u https://juser.fz-juelich.de/record/840162/files/6-CHagleitner-Best_Practices.jpg?subformat=icon-640
909 C O |o oai:juser.fz-juelich.de:840162
|p openaire
|p open_access
|p VDB
|p driver
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 0
|6 P:(DE-Juel1)145478
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 1
|6 P:(DE-Juel1)144441
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 2
|6 P:(DE-Juel1)137023
913 1 _ |a DE-HGF
|b Key Technologies
|1 G:(DE-HGF)POF3-510
|0 G:(DE-HGF)POF3-513
|2 G:(DE-HGF)POF3-500
|v Supercomputer Facility
|x 0
|4 G:(DE-HGF)POF
|3 G:(DE-HGF)POF3
|l Supercomputing & Big Data
914 1 _ |y 2017
915 _ _ |a OpenAccess
|0 StatID:(DE-HGF)0510
|2 StatID
920 1 _ |0 I:(DE-Juel1)JSC-20090406
|k JSC
|l Jülich Supercomputing Center
|x 0
980 _ _ |a lecture
980 _ _ |a VDB
980 _ _ |a UNRESTRICTED
980 _ _ |a I:(DE-Juel1)JSC-20090406
980 1 _ |a FullTexts

LibraryCollectionCLSMajorCLSMinorLanguageAuthor
Marc 21