guest ::
| Home > Publications database > Development of ReRAM-based Devices for Logic- and Computation-in-Memory Applications > print |
| Home > Publications database > Development of ReRAM-based Devices for Logic- and Computation-in-Memory Applications > print |
| 001 | 841561 | ||
| 005 | 20210129232034.0 | ||
| 020 | _ | _ | |a 978-3-95806-270-2 |
| 024 | 7 | _ | |2 Handle |a 2128/17586 |
| 024 | 7 | _ | |2 ISSN |a 1866-1777 |
| 037 | _ | _ | |a FZJ-2017-08599 |
| 100 | 1 | _ | |0 P:(DE-Juel1)157669 |a Breuer, Thomas |b 0 |e Corresponding author |g male |u fzj |
| 245 | _ | _ | |a Development of ReRAM-based Devices for Logic- and Computation-in-Memory Applications |f - 2018-03-07 |
| 260 | _ | _ | |a Jülich |b Forschungszentrum Jülich GmbH Zentralbibliothek, Verlag |c 2017 |
| 300 | _ | _ | |a x, 180 S. |
| 336 | 7 | _ | |2 DataCite |a Output Types/Dissertation |
| 336 | 7 | _ | |0 PUB:(DE-HGF)3 |2 PUB:(DE-HGF) |a Book |m book |
| 336 | 7 | _ | |2 ORCID |a DISSERTATION |
| 336 | 7 | _ | |2 BibTeX |a PHDTHESIS |
| 336 | 7 | _ | |0 2 |2 EndNote |a Thesis |
| 336 | 7 | _ | |0 PUB:(DE-HGF)11 |2 PUB:(DE-HGF) |a Dissertation / PhD Thesis |b phd |m phd |s 1520410470_5953 |
| 336 | 7 | _ | |2 DRIVER |a doctoralThesis |
| 490 | 0 | _ | |a Schriften des Forschungszentrums Jülich. Reihe Information / Information |v 51 |
| 502 | _ | _ | |a RWTH Aachen, Diss., 2017 |b Dissertation |c RWTH Aachen |d 2017 |
| 520 | _ | _ | |a Rapid growth of future information technology depends on energy-efficient computation and ultra-high density data storage. Non-volatile redox-based resistive switching memory (ReRAM) devices offer logic-in-memory and cognitive computing capabilities and can redefine von Neuman computer architecture. The Complementary Resistive Switch (CRS), where two bipolar switching cells are vertically stacked, is a promising candidate and enables integration of highly dense passive nano-crossbar arrays in 4F$^{2}$ structure (with minimum feature size $\textit{F}$). Due to the intrinsic non-linearity, the need for selector devices in the array is no longer required. Firstly, Ta$_{2}$O$_{5}$-based two-terminal devices (no access to the middle electrode (ME)) are considered, which facilitate simple integration and low fabrication cost. Their electrical characteristics are compared with switching of three-terminal devices (exhibiting access to the ME), in order to investigate the impact of single cell properties on the whole CRS. Initial electroforming process in the three-terminal devices is carried out by applying voltage stimuli to individual ReRAM cells. However, two-terminal devices require introduction of a novel procedure, which enables separate and controlled electroforming for low-current operations (< 300 μA). Such devices (with improved endurance about 10$^{6}$ cycles) have been used to implement fuzzy logic in terms of MIN / MAX gates (concept suggested by Klimo et al. in [7], Nielen et al. in [8]), which could enable small-size sorting networks. To reduce fabrication complexity, vertically stacked Pt|HfO$_{2}$|Hf|Pt ReRAM stacks are investigated, which offer similar I-V characteristics to the CRS, referredto as Complementary Switch (CS). The intrinsic complementary switching can be modified externally to eight-wise and counter-eight-wise bipolar switching. However, the Hf electrode thickness has also impact on the actual switching mode. Further process parameters, such as deposition rate of HfO$_{2}$, have much more of an impact on the initial device. Next, integration of the CS into 1×8 passive crossbar arrays is demonstrated. First, the implementation of all Boolean CRS-logic operations (concept suggested by Linn et al. in [9]) with the CS is proven, showing remarkable endurance (10$^{9}$ cycles). Afterward, two in-memory adders (concepts introduced by Siemon et al. in [10]) are experimentally demonstrated, which perform addition and subtraction operations. Altogether, this could pave the way for next-generation information technology for parallel processing-in-memory architecture, which is implemented by ReRAMs embedded in energy-efficient, ultra-dense 4F$^{2}$ passive crossbar arrays. |
| 536 | _ | _ | |0 G:(DE-HGF)POF3-899 |a 899 - ohne Topic (POF3-899) |c POF3-899 |f POF III |x 0 |
| 856 | 4 | _ | |u https://juser.fz-juelich.de/record/841561/files/Information_51.pdf |y OpenAccess |
| 856 | 4 | _ | |u https://juser.fz-juelich.de/record/841561/files/Information_51.gif?subformat=icon |x icon |y OpenAccess |
| 856 | 4 | _ | |u https://juser.fz-juelich.de/record/841561/files/Information_51.jpg?subformat=icon-1440 |x icon-1440 |y OpenAccess |
| 856 | 4 | _ | |u https://juser.fz-juelich.de/record/841561/files/Information_51.jpg?subformat=icon-180 |x icon-180 |y OpenAccess |
| 856 | 4 | _ | |u https://juser.fz-juelich.de/record/841561/files/Information_51.jpg?subformat=icon-640 |x icon-640 |y OpenAccess |
| 856 | 4 | _ | |u https://juser.fz-juelich.de/record/841561/files/Information_51.pdf?subformat=pdfa |x pdfa |y OpenAccess |
| 909 | C | O | |o oai:juser.fz-juelich.de:841561 |p openaire |p open_access |p VDB |p driver |p dnbdelivery |
| 910 | 1 | _ | |0 I:(DE-588b)5008462-8 |6 P:(DE-Juel1)157669 |a Forschungszentrum Jülich |b 0 |k FZJ |
| 913 | 1 | _ | |0 G:(DE-HGF)POF3-899 |1 G:(DE-HGF)POF3-890 |2 G:(DE-HGF)POF3-800 |a DE-HGF |b Programmungebundene Forschung |l ohne Programm |v ohne Topic |x 0 |4 G:(DE-HGF)POF |3 G:(DE-HGF)POF3 |
| 914 | 1 | _ | |y 2018 |
| 915 | _ | _ | |0 StatID:(DE-HGF)0510 |2 StatID |a OpenAccess |
| 915 | _ | _ | |0 LIC:(DE-HGF)CCBY4 |2 HGFVOC |a Creative Commons Attribution CC BY 4.0 |
| 920 | _ | _ | |l yes |
| 920 | 1 | _ | |0 I:(DE-Juel1)PGI-7-20110106 |k PGI-7 |l Elektronische Materialien |x 0 |
| 980 | _ | _ | |a phd |
| 980 | _ | _ | |a VDB |
| 980 | _ | _ | |a UNRESTRICTED |
| 980 | _ | _ | |a book |
| 980 | _ | _ | |a I:(DE-Juel1)PGI-7-20110106 |
| 980 | 1 | _ | |a FullTexts |
| Library | Collection | CLSMajor | CLSMinor | Language | Author |
|---|