Home > Publications database > Modeling and Simulation of Digital Phase-Locked Loop in Simulink > print

001     859442
005     20250129092506.0
037 _ _ |a FZJ-2019-00298
100 1 _ |a Parkalian, Nina
|0 P:(DE-Juel1)164418
|b 0
|e Corresponding author
|u fzj
111 2 _ |a 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)
|c Prague
|d 2018-07-02 - 2018-07-05
|w Czech Republic
245 _ _ |a Modeling and Simulation of Digital Phase-Locked Loop in Simulink
260 _ _ |c 2018
336 7 _ |a Conference Paper
|0 33
|2 EndNote
336 7 _ |a Other
|2 DataCite
336 7 _ |a INPROCEEDINGS
|2 BibTeX
336 7 _ |a conferenceObject
|2 DRIVER
336 7 _ |a LECTURE_SPEECH
|2 ORCID
336 7 _ |a Conference Presentation
|b conf
|m conf
|0 PUB:(DE-HGF)6
|s 1547621620_18954
|2 PUB:(DE-HGF)
|x After Call
520 _ _ |a This paper presents a high-level model for a digital phase-locked loop implemented in Simulink. This modeling enables the flexible and fast estimation of the design behavior and parameters before transistor-level implementation. The design includes a digital controlled oscillator that is defined using a linear s-domain model. Furthermore, the design of a time-to-digital converter based on oversampling and noise shaping is introduced to increase the effective resolution of the block. The simulation results of locking process, stability and phase noise verify the functionality of the model.
536 _ _ |a 899 - ohne Topic (POF3-899)
|0 G:(DE-HGF)POF3-899
|c POF3-899
|f POF III
|x 0
700 1 _ |a Robens, Markus
|0 P:(DE-Juel1)156319
|b 1
|u fzj
700 1 _ |a Grewing, Christian
|0 P:(DE-Juel1)159350
|b 2
|u fzj
700 1 _ |a Christ, Volker
|0 P:(DE-Juel1)171560
|b 3
|u fzj
700 1 _ |a Liebau, Daniel
|0 P:(DE-Juel1)169472
|b 4
|u fzj
700 1 _ |a Muralidharan, Pavithra
|0 P:(DE-Juel1)162362
|b 5
|u fzj
700 1 _ |a Nielinger, Dennis
|0 P:(DE-Juel1)168167
|b 6
|u fzj
700 1 _ |a Yegin, Ugur
|0 P:(DE-Juel1)128751
|b 7
|u fzj
700 1 _ |a Zambanini, Andre
|0 P:(DE-Juel1)145837
|b 8
|u fzj
700 1 _ |a van Waasen, Stefan
|0 P:(DE-Juel1)142562
|b 9
|u fzj
856 4 _ |u https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8434865
856 4 _ |u https://juser.fz-juelich.de/record/859442/files/SMACD.pdf
|y Restricted
856 4 _ |u https://juser.fz-juelich.de/record/859442/files/SMACD.pdf?subformat=pdfa
|x pdfa
|y Restricted
909 C O |o oai:juser.fz-juelich.de:859442
|p VDB
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 0
|6 P:(DE-Juel1)164418
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 1
|6 P:(DE-Juel1)156319
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 2
|6 P:(DE-Juel1)159350
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 3
|6 P:(DE-Juel1)171560
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 4
|6 P:(DE-Juel1)169472
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 5
|6 P:(DE-Juel1)162362
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 6
|6 P:(DE-Juel1)168167
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 7
|6 P:(DE-Juel1)128751
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 8
|6 P:(DE-Juel1)145837
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 9
|6 P:(DE-Juel1)142562
913 1 _ |a DE-HGF
|b Programmungebundene Forschung
|l ohne Programm
|1 G:(DE-HGF)POF3-890
|0 G:(DE-HGF)POF3-899
|2 G:(DE-HGF)POF3-800
|v ohne Topic
|x 0
|4 G:(DE-HGF)POF
|3 G:(DE-HGF)POF3
914 1 _ |y 2018
920 _ _ |l yes
920 1 _ |0 I:(DE-Juel1)ZEA-2-20090406
|k ZEA-2
|l Zentralinstitut für Elektronik
|x 0
980 _ _ |a conf
980 _ _ |a VDB
980 _ _ |a I:(DE-Juel1)ZEA-2-20090406
980 _ _ |a UNRESTRICTED
981 _ _ |a I:(DE-Juel1)PGI-4-20110106

LibraryCollectionCLSMajorCLSMinorLanguageAuthor
Marc 21