

PERFORMANCE COUNTERS AND TOOLS OPENPOWER TUTORIAL, SC18, DALLAS

12 November 2018 | Andreas Herten | Forschungszentrum Jülich



Outline

Goals of this session

- Get to know Performance Counters
- Measure counters on POWER9
- → Hands-on
 - Additional material in appendix

```
Motivation
Performance Counters
   Introduction
   General Description
Counters on POWER9
Measuring Counters
   perf
   PAPI
   GPUs
Conclusion
```



Knuth

[...] premature optimization is the root of all evil.

- Donald Knuth

Knuth

[...] premature optimization is the root of all evil.

Yet we should not pass up our [optimization] opportunities [...]

- Donald Knuth

Making educated decisions


 Only optimize code after measuring its performance Measure! Don't trust your gut!





Making educated decisions

- Only optimize code after measuring its performance Measure! Don't trust your aut!
- Objectives
 - Run time
 - Cycles
 - Operations per cycle (FLOP/s)
 - Usage of architecture features (\$, (S)MT, SIMD, ...)





Making educated decisions

- Only optimize code after measuring its performance Measure! Don't trust your aut!
- Objectives
 - Run time
 - Cycles
 - Operations per cycle (FLOP/s)
 - Usage of architecture features (\$, (S)MT, SIMD, ...)
- Correlate measurements with code
 - \rightarrow hot spots/performance limiters





Making educated decisions

- Only optimize code after measuring its performance Measure! Don't trust your aut!
- Objectives
 - Run time
 - Cycles
 - Operations per cycle (FLOP/s)
 - Usage of architecture features (\$, (S)MT, SIMD, ...)
- Correlate measurements with code
 - \rightarrow hot spots/performance limiters
- Iterative process





Measurement

Two options for insight

Coarse Timestamps to time program / parts of program

- Only good for first glimpse
- No insight to inner workings

Detailed **Performance counters** to study usage of hardware architecture

- Instructions → CPI, IPC
 Cycles → CPI, IPC
- Floating point operations
- Stalled cycles
- Cache misses, cache hits
- Prefetches

- Flushs
- Branches
- CPU migrations

Measurement

- Native
- Derived
- Software

Two options for insight

Coarse Timestamps to time program / parts of program

- Only good for first glimpse
- No insight to inner workings

Detailed **Performance counters** to study usage of hardware architecture

- Instructions → CPI, IPCCycles → CPI, IPC
- Floating point operations
- Stalled cycles
- Cache misses, cache hits
- Prefetches

- Flushs
- Branches
- CPU migrations

Performance Counters



Performance Monitoring Unit

Right next to the core

- Part of processor periphery, but dedicated registers
- History
 - First occurrence: Intel Pentium, reverse-engineered 1994 (RDPMC) [2]
 - Originally for chip developers
 - Later embraced for software developers and tuners
- Operation: Certain events counted at logic level, then aggregated to registers

Slide 6119



Performance Monitoring Unit

Right next to the core

- Part of processor periphery, but dedicated registers
- History
 - First occurrence: Intel Pentium, reverse-engineered 1994 (RDPMC) [2]
 - Originally for chip developers
 - Later embraced for software developers and tuners
- Operation: Certain events counted at logic level, then aggregated to registers

Pros

- Low overhead
- Very specific requests possible; detailed information
- Information about CPU core, nest, cache, memory

Cons

- Processor-specific
- Hard to measure
- Limited amount of counter registers
- Compressed information content



Working with Performance Counters

Some caveats

- Mind the clock rates!
 - Modern processors have dynamic clock rates (CPUs, GPUs)
 - \rightarrow Might skew results
 - Some counters might not run at nominal clock rate
- Limited counter registers
 POWER9: 6 registers for hardware counters (PMC1 PMC6) [3]
- Cores, Threads (OpenMP)
 - Absolutely possible
 - Complicates things slightly
 - Pinning necessary

```
→ OMP_PROC_BIND, OMP_PLACES; PAPI_thread_init()
```

■ Nodes (MPI): Counters independent of MPI, but aggregation tool useful (Score-P, ...)




Performance Counters on POWER9



Sources of PMU events

POWER9







Sources of PMU events

POWER9

Core-Level

Nest-Level

- Core / thread level
- Core pipeline analysis
 - Frontend
 - Branch prediction
 - Execution units
 - ...
- Behavior investigation
 - Stalls
 - Utilization
 - . . .



Sources of PMU events

POWER9

Core-Level

- Core / thread level
- Core pipeline analysis
 - Frontend
 - Branch prediction
 - Execution units
 - ...
- Behavior investigation
 - Stalls
 - Utilization

...

Nest-Level

- L3 cache, interconnect fabric, memory channels
- Analysis of
 - Main memory access
 - Bandwidth

Instructions, Stalls

PM_LD_MISS_L1 Load missed L1 cache
Store: PM_ST_MISS_L1; Local L4 Hit: PM_DATA_FROM_LL4



Instructions, Stalls

PM_LD_MISS_L1 Load missed L1 cache

Store: PM ST MISS L1; Local L4 Hit: PM DATA FROM LL4

PM_INST_CMPL Instructions completed

Also: PM RUN INST CMPL

PM_VECTOR_FLOP_CMPL Vector FP instruction completed

Also: PM_2FLOP_CMPL

PM_RUN_CYC Total cycles run

Processor cycles gated by the run latch

Instructions, Stalls

PM_LD_MISS_L1 Load missed L1 cache

Store: PM_ST_MISS_L1; Local L4 Hit: PM_DATA_FROM_LL4

PM_INST_CMPL Instructions completed

Also: PM_RUN_INST_CMPL

PM_VECTOR_FLOP_CMPL Vector FP instruction completed

Also: PM_2FLOP_CMPL

PM_RUN_CYC Total cycles run

Processor cycles gated by the run latch

PM_CMPLU_STALL Completion stall

Cycles in which a thread did not complete any groups, but there were entries



Instructions, Stalls

PM_LD_MISS_L1 Load missed L1 cache

Store: PM ST MISS L1; Local L4 Hit: PM DATA FROM LL4

PM_INST_CMPL Instructions completed

Also: PM_RUN_INST_CMPL

PM_VECTOR_FLOP_CMPL Vector FP instruction completed

Also: PM_2FLOP_CMPL

PM_RUN_CYC Total cycles run
Processor cycles gated by the run latch

PM_CMPLU_STALL Completion stall

Cycles in which a thread did not complete any groups, but there were entries



Instructions, Stalls

PM_LD_MISS_L1 Load missed L1 cache

Store: PM_ST_MISS_L1; Local L4 Hit: PM_DATA_FROM_LL4

PM_INST_CMPL Instructions completed

Also: PM_RUN_INST_CMPL

PM_VECTOR_FLOP_CMPL Vector FP instruction completed

Also: PM_2FLOP_CMPL

PM_RUN_CYC Total cycles run

Processor cycles gated by the run latch

PM_CMPLU_STALL Completion stall

Cycles in which a thread did not complete any groups, but there were entries

PM_CMPLU_STALL_THRD Completion stall due to thread conflict

Completion stalled because the thread was blocked

PM_CMPLU_STALL_BRU Stall due to BRU

PM_CMPLU_STALL_LSU Completion stall by LSU instruction

.SU: Loaa/Store Unit

Instructions, Stalls

PM_LD_MISS_L1 Load missed L1 cache

Store: PM_ST_MISS_L1; Local L4 Hit: PM_DATA_FROM_LL4

PM_INST_CMPL Instructions completed

PM_VECTOR_FLOP_CMPL Vector FP instruction completed

Also: PM_2FLOP_CMPL

PM_RUN_CYC Total cycles run
Processor cycles gated by the run latch

PM_CMPLU_STALL Completion stall

Cycles in which a thread did not complete any groups, but there were entries

PM_CMPLU_STALL_THRD Completion stall due to thread conflict
Completion stalled because the thread was blocked

PM CMPLU STALL BRU Stall due to BRU

BRU: Branch Unit

PM_CMPLU_STALL_LSU Completion stall by LSU instruction

.30. Loud/Store offic

Instructions, Stalls

PM_LD_MISS_L1 Load missed L1 cache

Store: PM_ST_MISS_L1; Local L4 Hit: PM_DATA_FROM_LL4

PM_INST_CMPL Instructions completed

PM_VECTOR_FLOP_CMPL Vector FP instruction completed

Also: PM_2FLOP_CMPL

PM_RUN_CYC Total cycles run
Processor cycles gated by the run latch

PM_CMPLU_STALL Completion stall

Cycles in which a thread did not complete any groups, but there were entries

PM_CMPLU_STALL_THRD Completion stall due to thread conflict

Completion stalled because the thread was blocked

PM_CMPLU_STALL_BRU Stall due to BRU

PM_CMPLU_STALL_LSU Completion stall by LSU instruction

LSU: Load/Store Unit



Instructions, Stalls

PM_LD_MISS_L1 Load missed L1 cache

Store: PM_ST_MISS_L1; Local L4 Hit: PM_DATA_FROM_LL4

PM_INST_CMPL Instructions completed

PM_VECTOR_FLOP_CMPL Vector FP instruction completed

Also: PM_2FLOP_CMPL

PM_RUN_CYC Total cycles run
Processor cycles gated by the run latch

PM_CMPLU_STALL Completion stall

Cycles in which a thread did not complete any groups, but there were entries

PM_CMPLU_STALL_THRD Completion stall due to thread conflict

Completion stalled because the thread was blocked

PM_CMPLU_STALL_BRU Stall due to BRU

PM_CMPLU_STALL_LSU Completion stall by LSU instruction

LSU: Load/Store Unit



Instructions, Stalls

PM_LD_MISS_L1 Load missed L1 cache

Number of counters for POWER9:

959

See appendix for more on counters

(CPI stack; resources)

PM CMPLU STALL LSU Completion stall by LSU instruction





Measuring Counters



Overview

```
perf Linux' tool (also called perf_events)
    PAPI C/C++ API
Score-P Measurement environment (appendix)
Likwid Set of command line utilities for detailed analysis
perf_event_open() Linux system call from linux/perf_event.h
... Many more solutions, usually relying on perf
```



perf

Linux' own performance tool

- Part of Linux kernel since 2009 (v. 2.6.31)
- Example usage: perf stat ./app

```
$ perf stat ./poisson2d
Performance counter stats for './poisson2d':
                      task-clock (msec)
                                                  1.000 CPUs utilized
     65703.208586
                      context-switches
                                                # 0.005 K/sec
                      cpu-migrations
                                                # 0.000 K/sec
           10.847
                      page-faults
                                                # 0.165 K/sec
  228,425,964,399
                      cvcles
                                                # 3.477 GHz
                                                                                   (66.67%)
      299.409.593
                      stalled-cycles-frontend
                                                    0.13% frontend cycles idle
                                                                                   (50.01%)
                      stalled-cycles-backend
  147.289.312.280
                                                  64.48% backend cycles idle
                                                                                   (50.01%)
  323.403.983.324
                      instructions
                                                  1.42 insn per cycle
                                                     0.46 stalled cycles per insn
                                                                                   (66.68%)
                                                # 192.761 M/sec
                                                                                   (50.00%)
   12,665,027,391
                      branches
        4.256.513
                      branch-misses
                                                    0.03% of all branches
                                                                                   (50.00%)
     65.715156815 seconds time elapsed
```

perf

Linux' own performance tool

- Part of Linux kernel since 2009 (v. 2.6.31)
- Usage: perf stat ./app
- Raw counter example: perf stat -e r600f4 ./app

```
$ perf stat -e r600f4 ./poisson2d

Performance counter stats for './poisson2d':

228,457,525,677 r600f4

65.761947405 seconds time elapsed
```

perf

Linux' own performance tool

- Part of Linux kernel since 2009 (v. 2.6.31)
- Usage: perf stat ./app
- Raw counter example: perf stat -e r600f4 ./app
- More in appendix

PAPI

Measure where it hurts...

- Performance Application Programming Interface
- API for C/C++, Fortran



PAPI

Measure where it hurts...

- Performance Application Programming Interface
- API for C/C++, Fortran
- Goal: Create common (and easy) interface to performance counters
- Two API layers (Examples in appendix!)
 - High-Level API: Most-commonly needed information capsuled by convenient functions

Slide 14118

Low-Level API: Access all the counters!



PAPI

Measure where it hurts...

- Performance Application Programming Interface
- API for C/C++, Fortran
- Goal: Create common (and easy) interface to performance counters
- Two API layers (Examples in appendix!)
 - High-Level API: Most-commonly needed information capsuled by convenient functions
 - Low-Level API: Access all the counters!
- Command line utilities

```
papi_avail List aliased, common counters

Use papi_avail -e EVENT to get description and options for EVENT
papi_native_avail List all possible counters, with details
```

Extendable by Component PAPI (GPU!)



Measure where it hurts...

- Performance Application Programming Interface
- API for C/C++, Fortran
- Goal: Create common (and easy) interface to performance counters
- Two API layers (Examples in appendix!)
 - High-Level API: Most-commonly needed information capsuled by convenient functions
 - Low-Level API: Access all the counters!
- Command line utilities

```
papi_avail List aliased, common counters

Use papi_avail -e EVENT to get description and options for EVENT
papi_native_avail List all possible counters, with details
```

- Extendable by Component PAPI (GPU!)
- Comparison to perf: Instrument specific parts of code, with different counters



Member of the Helmholtz Association 12 November 2018 Slide 14/18 Forschungszentrum CENTRE

papi_avail

```
$ papi avail
Available PAPI preset and user defined events plus hardware information.
```

PAPT version : 5.6.0.0

Operating system : Linux 4.14.0-49.11.1.el7a.ppc64le

Vendor string and code : IBM (3, 0x3)

Model string and code : 8335-GTW (0, 0x0)

CPU revision : 2.000000

CPU Max MHz : 3800

CPU Min MHz : 2300 Total cores : 176 SMT threads per core : 4

Cores per socket : 22 Sockets

Cores per NUMA region : 176 NUMA regions Number Hardware Counters : 5

papi_avail

```
Max Multiplex Counters
                       : 384
Fast counter read (rdpmc): no
  PAPI Preset Events
                       Avail Deriv Description (Note)
    Name
                Code
PAPI L1 DCM 0x80000000 Yes
                               Yes Level 1 data cache misses
                                   Level 1 instruction cache misses
PAPI L1 ICM 0x80000001
                         Yes
PAPI L2 DCM 0x80000002
                                   Level 2 data cache misses
                         Yes
                                   Level 2 instruction cache misses
PAPI L2 ICM 0x80000003
                         Yes
PAPI L3 DCM 0x80000004
                                   Level 3 data cache misses
                         Yes
                                    Level 3 instruction cache misses
PAPI L3 ICM 0x80000005
                         Yes
PAPI_L1_TCM 0x80000006
                                   Level 1 cache misses
PAPI L2 TCM 0x80000007
                         Nο
                                   Level 2 cache misses
PAPI L3 TCM 0x80000008
                                   Level 3 cache misses
```

papi_avail

```
• • •
```

```
$ papi avail -e PM DATA FROM L3MISS
Available PAPI preset and user defined events plus hardware information.
Event name:
                              PM DATA FROM L3MISS
Event Code:
                              0x40000011
Number of Register Values:
Description:
                              |Demand LD - L3 Miss (not L2 hit and not L3 hit).|
Unit Masks:
 Mask Info:
                              1:u=0|monitor at user level|
 Mask Info:
                              1:k=0|monitor at kernel level|
 Mask Info:
                              |:h=0|monitor at hypervisor level|
                              |:period=0|sampling period|
 Mask Info:
                              |:freq=0|sampling frequency (Hz)|
 Mask Info:
                              l:excl=0lexclusive accessl
 Mask Info:
 Mask Info:
                              |:mg=0|monitor guest execution|
```

Notes on usage; Tipps

Important functions in High Level API

```
PAPI_num_counters() # available counter registers

PAPI_flops() Get real time, processor time, # floating point operations, and MFLOPs/s

PAPI_ipc() # instructions and IPC (+rtime/ptime)

PAPI_epc() # counts of arbitrary event (+rtime/ptime)
```



Notes on usage; Tipps

Important functions in High Level API

```
PAPI_num_counters() # available counter registers

PAPI_flops() Get real time, processor time, # floating point operations, and MFLOPs/s

PAPI_ipc() # instructions and IPC (+rtime/ptime)

PAPI_epc() # counts of arbitrary event (+rtime/ptime)
```

Important functions in Low Level API

```
PAPI_add_event() Add aliased event to event set
PAPI_add_named_event() Add any event to event set
PAPI_thread_init() Initialize thread support in PAPI
```

Documentation online and in man pages (man papi_add_event)



Notes on usage; Tipps

Important functions in High Level API

```
PAPI_num_counters() # available counter registers

PAPI_flops() Get real time, processor time, # floating point operations, and MFLOPs/s

PAPI_ipc() # instructions and IPC (+rtime/ptime)

PAPI_epc() # counts of arbitrary event (+rtime/ptime)
```

Important functions in Low Level API

```
PAPI_add_event() Add aliased event to event set
PAPI_add_named_event() Add any event to event set
PAPI thread init() Initialize thread support in PAPI
```

- Documentation online and in man pages (man papi_add_event)
- All PAPI calls return status code; check for it! (Macros in appendix: C++, C)
- Convert names of performance counters with libpfm4 (appendix)



Notes on usage; Tipps

Important functions in High Level API

```
PAPI_num_counters() # available counter registers

PAPI_flops() Get real time, processor time, # floating point operations, and MFLOPs/s

PAPI_ipc() # instructions and IPC (+rtime/ptime)

PAPI_epc() # counts of arbitrary event (+rtime/ptime)
```

Important functions in Low Level API

```
PAPI_add_event() Add aliased event to event set
PAPI_add_named_event() Add any event to event set
PAPI_thread_init() Initialize thread support in PAPI
```

- Documentation online and in man pages (man papi_add_event)
- All PAPI calls return status code; check for it! (Macros in appendix: C++, C)
- Convert names of performance counters with libpfm4 (appendix)
- → http://icl.cs.utk.edu/papi/



GPU Counters

A glimpse ahead

- Counters built right in
- Grouped into domains by topic
- NVIDIA differentiates between (more examples in appendix)
 - Event Countable activity or occurrence on GPU device
 - Examples: shared_store, generic_load, shared_atom
 - Metric Characteristic calculated from one or more events
 - Examples: executed_ipc, flop_count_dp_fma, achieved_occupancy
- Usually: access via nvprof / Visual Profiler; but exposed via CUPTI for 3rd party
- → Afternoon session / appendix



Conclusions

What we've learned

- Large set of performance counters on POWER9 processors
- Right next to (inside) core(s)
- Provide detailed insight for performance analysis on many levels

Slide 19119

- Different measurement strategies and tools
 - perf
 - PAPI
 - Score-P
- Also on GPU



Conclusions

What we've learned

- Large set of performance counters on POWER9 processors
- Right next to (inside) core(s)
- Provide detailed insight for performance analysis on many levels
- Different measurement strategies and tools
 - perf
 - PAPI
 - Score-P







Appendix

Knuth on Optimization

POWER9 Performance Counters

perf

PAPI Supplementary

Score-P

GPU Counters

Glossary

References



Appendix Knuth on Optimization



Slide 2133

Knuth on Optimization

The full quote, finally

There is no doubt that the grail of efficiency leads to abuse. Programmers waste enormous amounts of time thinking about, or worrying about, the speed of noncritical parts of their programs, and these attempts at efficiency actually have a strong negative impact when debugging and maintenance are considered. We should forget about small efficiencies, say about 97 % of the time: pre mature optimization is the root of all evil.

Yet we should not pass up our opportunities in that critical 3 %. A good programmer will not be lulled into complacency by such reasoning, he will be wise to look carefully at the critical code; but only after that code has been identified

- Donald Knuth in "Structured Programming with Go to Statements" [4]



Appendix POWER9 Performance Counters



POWER Performance Counters


- Further information on counters at IBM website
 - PMU Events for POWER9 in the Linux kernel
 - JSON overview of OpenPOWER PMU events on Github
 - Events and groups supported on POWER8 architecture
 - Derived metrics defined for POWER8 architecture
 - Table 11-18 and Table D-1 of POWER8 Processor User's Manual for the Single-Chip Module
 - OProfile: ppc64 POWER8 events, ppc64 POWER9 events
- List available counters on system
 - With PAPI: papi_native_avail
 - With showevtinfo from libpfm's /examples/ directory

```
./showevtinfo | \
grep -e "Name" -e "Desc" | sed "s/^.\+: //g" | paste -d'\t' - -
```

- See next slide for CPI stack visualization
- Most important counters for OpenMP: DMISS_PM_CMPLU_STALL_DMISS_L3MISS, PM_CMPLU_STALL_DMISS_REMOTE




POWER 9 PMU Stack: CPI



POWER 8 PMU Stack: CPI

Not all are available for POWER9!



Appendix perf



perf

Sub-commands

Sub-commands for perf

```
perf list List available counters
perf stat Run program; report performance data
perf record Run program; sample and save performance data
perf report Analyzed saved performance data (appendix)
perf top Like top, live-view of counters
```



perf

Tipps, Tricks

Option --repeat for statistical measurements

```
1.239 seconds time elapsed ( +- 0.16% )
```

- Restrict counters to certain user-level modes by -e counter:m, with m = u (user), = k (kernel), = h (hypervisor)
- perf modes: Per-thread (default), per-process (-p PID), per-CPU (-a)
- Other options
 - -d More details
 - -d -d More more details

- -B Add thousands' delimiters
- -x Print machine-readable output

- More info
 - web.eece.maine.edu/~vweaver/projects/perf_events/
 - Brendan Gregg's examples on perf usage
- → https://perf.wiki.kernel.org/



Deeper Analysis with perf

perf record

Usage: perf record ./app

Slide 11133



Deeper Analysis with perf

perf report: Overview

```
Samples: 263K of event 'cycles:ppp', Event count (approx.): 228605603717. Thread: poisson2d
 Overhead Command Shared Object
                                         Symbol
                                         [.] main
 93.00% poisson2d poisson2d
   4.70% poisson2d libm-2.17.so
                                         [.] fmaxf
                                         [.] 00000017.plt call.fmax@@GLIBC 2.17
   1.84% poisson2d poisson2d
   0.21% poisson2d libm-2.17.so
                                        [.] exp finite
   A.A1% noisson2d [kernel.kallsvms]
                                        [k] brtimer interrupt
                                        [k] update wall time
   0.01% poisson2d [kernel.kallsvms]
   A.A1% noisson2d libm-2.17.so
   0.01% noisson2d [kernel.kallsyms]
                                        [k] task tick fair
   0.01% poisson2d [kernel.kallsvms]
                                        [k] rcu check callbacks
   A.A1% noisson2d
                    [kernel.kallsyms]
                                        [k] brimer run queues
   0.01% poisson2d
                    [kernel.kallsyms]
                                        [k] do softirg
   0.01% poisson2d
                    [kernel.kallsvms]
                                        [k] raw spin lock
   0.01% poisson2d [kernel.kallsyms]
                                        [k] timer interrupt
   0.01% poisson2d
                    [kernel.kallsvms]
                                        [k] update process times
   0.01% poisson2d
                    [kernel.kallsyms]
                                        [k] tick sched timer
   A.A1% noisson2d [kernel.kallsyms]
                                        [k] rcu process callbacks
                                        [.] 00000017.plt call.exp@mGLIBC 2.17
   0.01% poisson2d poisson2d
   0.01% poisson2d [kernel.kallsvms]
                                        [k] ktime get update offsets now
   0.01% poisson2d [kernel.kallsyms]
                                        [k] account_process_tick
                                        [k] run posix cou timers
   0.01% poisson2d
                    [kernel.kallsvms]
   A.AA% noisson2d [kernel.kallsyms]
                                        [k] trigger load balance
   0.00% poisson2d [kernel.kallsyms]
                                        [k] scheduler_tick
   0.80% poisson2d [kernel.kallsyms]
                                        [k] clear user page
         nnisson2d [kernel.kallsyme]
                                         [k] update_cfs_shares
   0.00% poisson2d [kernel.kallsyms]
                                        [k] tick do update jiffies64
```



Deeper Analysis with perf

perf report: Zoom to main()

```
/gpfs/homeb/zam/aherten/NVAL/OtherProgramming/OpenPOWER-SC17/PAPI-Test/poisson2d
 0.00
                     r9.100(r31)
              mullw r9.r10.r9
              extsw r9.r9
 1.01
                     r10.140(r31)
 0.00
                     r9.r10.r9
              extsw r9.r9
 0.00
              rldicr r9.r9.3.60
 0.00
                     r10,184(r31)
 14.28
                   r9.r10.r9
 0.00
              1fd f12.8(r9)
 0.00
                    r10.136(r31)
 0.00
                     r9.100(r31)
 0.00
              mullw r9.r10.r9
              extsw r9.r9
                     r10.140(r31)
 0.00
              add
                     r9.r10.r9
 0.00
              extsw r9.r9
              rldicr r9.r9.3.60
 6.66
                     r10.168(r31)
                    r9.r10.r9
              add
 22.54
                   f0.0(r9)
 0.01
                   f0.f12.f0
 0.00
              fabs f0.f0
 8.88
                     f2.f0
                    f1,128(r31)
                     10000780 <00000017.plt call.fmaxaaGLIBC 2.17>
                     r2,24(r1)
 Press 'h' for help on key bindings
```

Appendix PAPI Supplementary



PAPI: High Level API

Usage: Source Code

```
// Setup
float realTime, procTime, mflops, ipc;
long long flpins. ins:
// Initial call
PAPI flops(&realTime, &procTime, &flpins, &mflops);
PAPI ipc(&realTime. &procTime. &ins. &ipc):
// Compute
mult(m, n, p, A, B, C);
// Finalize call
PAPI flops(&realTime, &procTime, &flpins, &mflops);
PAPI_ipc(&realTime, &procTime, &ins, &ipc);
```



PAPI: Low Level API

Usage: Source Code

```
int EventSet = PAPI NULL:
long long values[2];
// PAPI: Setup
PAPI library init(PAPI VER CURRENT):
PAPI create eventset(&EventSet):
// PAPI: Test availability of counters
PAPI query named event("PM CMPLU STALL VSU"):
PAPI guery named event("PM CMPLU STALL SCALAR"):
// PAPT. Add counters
PAPI add named event(EventSet, "PM CMPLU STALL VSU");
PAPI add named event(EventSet. "PM CMPLU STALL SCALAR"):
// PAPI: Start collection
PAPI start(EventSet):
// Compute
do_something();
// PAPI: End collection
PAPI CALL( PAPI stop(EventSet, values), PAPI OK );
```

PAPI: Low Level API

Usage: Source Code

```
int EventSet = PAPI NULL:
long long values[2];
// PAPI: Setup
PAPI library init(PAPI VER CURRENT):
PAPI create eventset(&EventSet):
// PAPI: Test availability of counters
PAPI query named event("PM CMPLU STALL VSU");
PAPI guery named event("PM CMPLU STALL SCALAR"):
// PAPT. Add counters
PAPI add named event(EventSet, "PM CMPLU STALL VSU");
PAPI add named event(EventSet, "PM CMPLU STALL SCALAR");
// PAPI: Start collection
PAPI start(EventSet):
// Compute
do something();
// PAPI, End collection
PAPI CALL( PAPI stop(EventSet, values), PAPI OK );
```

Pre-processor macro for checking results! See next slides!



PAPI Error Macro: C++

For easier status code checking

```
#include "papi.h"
#define PAPI CALL( call, success )
  int err = call:
  if ( success != err)
   → FILE << ": " << PAPI strerror(err) << std::endl; \
// Second argument is code for GOOD,
// e.g. PAPI_OK or PAPI VER CURRENT or ...
// Call like:
PAPI CALL( PAPI start(EventSet), PAPI OK );
```

PAPI Error Macro: C

For easier status code checking

```
#include "papi.h"
#define PAPI CALL( call, success )
   int err = call:
   if ( success != err)
   fprintf(stderr. "PAPI error for %s in L%d of %s: %s\n". #call. LINE .
→ FILE , PAPI strerror(err)); \
// Second argument is code for GOOD,
// e.g. PAPI_OK or PAPI_VER_CURRENT or ...
// Call like:
PAPI CALL( PAPI start(EventSet), PAPI OK );
```

libpfm4

A helper Library

- Helper library for setting up counters interfacing with perf kernel environment
- Used by PAPI to resolve counters
- Handy as translation: Named counters → raw counters
- Use command line utility perf_examples/evt2raw to get raw counter for perf

```
$ ./evt2raw PM_CMPLU_STALL_VSU r2d012
```

→ http://perfmon2.sourceforge.net/docs_v4.html




Appendix Score-P



Introduction

- Measurement infrastructure for profiling, event tracing, online analysis
- Output format input for many analysis tools (Cube, Vampir, Periscope, Scalasca, Tau)





Howto

Prefix compiler executable by scorep

```
$ scorep clang++ -o app code.cpp
```

- ightarrow Adds instrumentation calls to binary
 - Profiling output is stored to file after run of binary
 - Steer with environment variables at run time

```
$ export SCOREP_METRIC_PAPI=PAPI_FP_OPS,PM_CMPLU_STALL_VSU
$ ./app
```

- ⇒ Use different PAPI counters per run!
 - Quick visualization with Cube; scoring with scorep-score




Principle analysis with scorep-score

Usage: scorep-score -r FILE

```
↑ herten — aherten@jupp00: ~/NVAL/Other/OpenPOWER-SC16/test — ssh < ssh juppext
aherten@jupp00:~/NVAL/Other/OpenPOWER-SC16/test$ scorep-score -r -c 2 scorep-20160826 2106 1032520
6034857807/profile.cubex
Estimated aggregate size of event trace:
                                                          149 bytes
Estimated requirements for largest trace buffer (max buf): 149 bytes
Estimated memory requirements (SCOREP_TOTAL_MEMORY):
                                                          4097kB
(hint: When tracing set SCOREP TOTAL MEMORY=4097kB to avoid intermediate flushes
or reduce requirements using USR regions filters.)
        type max buf[B] visits time[s] time[%] time/visit[us] region
         ΔΙΙ
                    148
                                 1.92
                                       100.0
                                                   961066.48 ALL
                                 1.92
        IISR
                   148
                                       100.0
                                                   961066.48 USR
        USR
                    74
                                  1.89
                                         98.4
                                                   1891933.34 Z4multiiiPKfS0 Pf
        USR
                     74
                                  0.03
                                          1.6
                                                    30199.62 main
aherten@jupp00:~/NVAL/Other/OpenPOWER-SC16/test$
```


Performance counter analysis with cube_dump

Usage: cube-dump -m METRIC FILE



Score-P

Analysis with Cube



Appendix GPU Counters



GPU Example Events & Metrics

- NAME NVIDIA Description (quoted)
- gld_inst_8bit Total number of 8-bit global load instructions that are executed by all the threads across all thread blocks.
- threads_launched Number of threads launched on a multiprocessor.
 - inst_executed Number of instructions executed, do not include replays.
 - shared_store Number of executed store instructions where state space is specified as shared, increments per warp on a multiprocessor.
 - executed_ipc Instructions executed per cycle
- achieved_occupancy Ratio of the average active warps per active cycle to the maximum number of warps supported on a multiprocessor
- ll_cache_local_hit_rate Hit rate in L1 cache for local loads and stores
 - gld_efficiency Ratio of requested global memory load throughput to required global memory load throughput.
 - flop_count_dp Number of double-precision floating-point operations executed non-predicated threads (add, multiply, multiply-accumulate and special)
 - stall_pipe_busy Percentage of stalls occurring because a compute operation cannot be performed because the compute pipeline is busy

Measuring GPU counters

Tools

CUPTI C/C++-API through cupti.h

- Activity API: Trace CPU/GPU activity
- Callback API: Hooks for own functions
- Event / Metric API: Read counters and metrics
- → Targets developers of profiling tools
- PAPI All PAPI instrumentation through PAPI-C, e.g.

cuda:::device:0:threads_launched

Score-P Mature CUDA support

- Prefix nvcc compilation with scorep
- Set environment variable SCOREP_CUDA_ENABLE=yes
- Run, analyze

nvprof, Visual Profiler NVIDIA's solutions



nvprof

GPU command-line measurements

Usage: nvprof --events AB --metrics C,D ./app

```
↑ herten — aherten@JUHYDRA: ~/cudaSamples/NVIDIA CUDA-7.5 Samples/bin/x86 64/linux/release — ..linux/release — .ssh juhydra
ixMulCUDA<int=32>(float*, float*, float*, int, int)" (0 of 3)==18158== Replaying kernel "void matrixMulCUDA<int=32>(float*, float*, float*, flo
at*, int, int)" (0 of 3)==18158== Replaying kernel "void matrixMulCUDA<int=32>(float*, float*, float*, int, int)" (done)
==18158== Replaying kernel "yoid matrixMulCUDA<int=32>(float*, float*, float*, int, int)" (0 of 3)==18158== Replaying kernel "yoid matrix"
ixMulCUDA<int=32>(float*, float*, float*, int, int)" (0 of 3)==18158== Replaying kernel "void matrixMulCUDA<int=32>(float*, float*, fl
at*, int, int)" (0 of 3)==18158== Replaying kernel "void matrixMulCUDA<int=32>(float*, float*, float*, int, int)" (done)
Performance= 1.69 GFlop/s, Time= 77.513 msec. Size= 131072000 Ops. WorkgroupSize= 1024 threads/block
Checking computed result for correctness: Result = PASS
NOTE: The CUDA Samples are not meant for performance measurements. Results may vary when GPU Boost is enabled.
==18158== Profiling application: /matrixMul
==18158== Profiling result:
==18158== Event result:
Invocations
                                                                                        Event Name
                                                                                                                               Min
                                                                                                                                                       Max
                                                                                                                                                                                Ava
Device "Tesla K40m (0)"
                 Kernel: void matrixMulCUDA<int=32>(float*, float*, float*, int, int)
                 301
                                                                            threads launched
                                                                                                                         204800
                                                                                                                                                 204800
                                                                                                                                                                          204800
 ==18158== Metric result:
 Invocations
                                                                                      Metric Name
                                                                                                                                                             Metric Description
                                                                                                                                                                                                                    Min
                                                                                                                                                                                                                                             May
                                                                                                                                                                                                                                                                      Ava
Device "Tesla K40m (0)"
                Kernel: void matrixMulCUDA<int=32>(float*, float*, float*, int, int)
                 301
                                                                                  flop count sp Floating Point Operations(Single Precisi
                                                                                                                                                                                                        131072000
                                                                                                                                                                                                                              131072000
                                                                                                                                                                                                                                                        131072000
                 301
                                                                                                                                                                          Executed IPC
                                                                                                                                                                                                          1.472345
                                                                                                                                                                                                                                  1.486837
                                                                                                                                                                                                                                                           1.480249
                 301
                                                                        achieved occupancy
                                                                                                                                                             Achieved Occupancy
                                                                                                                                                                                                          0.960357
                                                                                                                                                                                                                                  0.989658
                                                                                                                                                                                                                                                          0.975385
# aberten @ JUHYDRA in ~/cudaSamples/NVIDIA CUDA-7.5 Samples/bin/x86 64/linux/release [21:47:45]
s pyprof --events threads launched --metrics flop count sp.ipc.achieved occupancy ./matrixMul
```

nvprof

Useful hints

Useful parameters to nvprof


- --query-metrics List all metrics
 - --query-events List all events
 - --kernels name Limit scope to kernel
- --print-gpu-trace Print timeline of invocations
- --aggregate-mode off No aggregation over all multiprocessors (average)
 - --csv Output a CSV
 - --export-profile Store profiling information, e.g. for Visual Profiler

Slide 27122



Visual Profiler


An annotated time line view





Visual Profiler

Analysis experiments



Appendix Glossary & References



Glossary I

- CPI Cycles per Instructions; a metric to determine efficiency of an architecture or program. 9, 10
- IPC Instructions per Cycle; a metric to determine efficiency of an architecture or program. 9, 10
- MPI The Message Passing Interface, a API definition for multi-node computing. 14
- NVIDIA US technology company creating GPUs. 45, 75, 76
- OpenMP Directive-based programming, primarily for multi-threaded machines. 14
 - PAPI The Performance API, a C/C++ API for querying performance counters. 2, 30, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 46, 47



Glossary II

- perf Part of the Linux kernel which facilitates access to performance counters; comes with command line utilities, 2, 30, 31, 32, 33, 34, 35, 36, 37, 46, 47
- POWER CPU architecture from IBM, earlier: PowerPC. See also POWER8. 83
- POWER8 Version 8 of IBM's POWER processor, 83
- POWER9 The latest version of IBM's POWER processor. 2, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 46, 47, 48, 51, 52, 54
- Score-P Collection of tools for instrumenting and subsequently scoring applications to gain insight into the program's performance. 14, 30, 46, 47

References I

- [2] Terje Mathisen. Pentium Secrets. URL: http://www.gamedev.net/page/resources/_/technical/generalprogramming/pentium-secrets-r213 (pages 12, 13).
- [3] IBM. Power ISA™, Version 3.0 B. Chapter 9. Performance Monitor Facility. 2017. URL: https://wiki.raptorcs.com/w/images/c/cb/PowerISA_public.v3.0B.pdf (page 14).
- [4] Donald E. Knuth. "Structured Programming with Go to Statements". In: ACM Comput. Surv. 6.4 (Dec. 1974), pp. 261–301. ISSN: 0360-0300. DOI: 10.1145/356635.356640. URL: http://doi.acm.org/10.1145/356635.356640 (page 50).



References: Images, Graphics I

- [1] Sabri Tuzcu. *Time is money*. Freely available at Unsplash. URL: https://unsplash.com/photos/r1EwRkllP1I.
- [5] Score-P Authors. Score-P User Manual. URL: http://www.vi-hps.org/projects/score-p/.

