% IMPORTANT: The following is UTF-8 encoded. This means that in the presence
% of non-ASCII characters, it will not work with BibTeX 0.99 or older.
% Instead, you should use an up-to-date BibTeX implementation like “bibtex8” or
% “biber”.
@ARTICLE{Naous:893286,
author = {Naous, Rawan and Siemon, Anne and Schulten, Michael and
Alahmadi, Hamzah and Kindsmüller, Andreas and Lübben,
Michael and Waser, R. and Heittmann, Arne and Salama, Khaled
Nabil and Menzel, Stephan},
title = {{T}heory and experimental verification of configurable
computing with stochastic memristors},
journal = {Scientific reports},
volume = {11},
number = {1},
issn = {2045-2322},
address = {[London]},
publisher = {Macmillan Publishers Limited, part of Springer Nature},
reportid = {FZJ-2021-02676},
pages = {4218},
year = {2021},
abstract = {The inevitable variability within electronic devices causes
strict constraints on operation, reliability and scalability
of the circuit design. However, when a compromise arises
among the different performance metrics, area, time and
energy, variability then loosens the tight requirements and
allows for further savings in an alternative design scope.
To that end, unconventional computing approaches are revived
in the form of approximate computing, particularly tuned for
resource-constrained mobile computing. In this paper, a
proof-of-concept of the approximate computing paradigm using
memristors is demonstrated. Stochastic memristors are used
as the main building block of probabilistic logic gates. As
will be shown in this paper, the stochasticity of
memristors’ switching characteristics is tightly bound to
the supply voltage and hence to power consumption. By
scaling of the supply voltage to appropriate levels
stochasticity gets increased. In order to guide the design
process of approximate circuits based on memristors a
realistic device model needs to be elaborated with explicit
emphasis of the probabilistic switching behavior.
Theoretical formulation, probabilistic analysis, and
simulation of the underlying logic circuits and operations
are introduced. Moreover, the expected output behavior is
verified with the experimental measurements of valence
change memory cells. Hence, it is shown how the precision of
the output is varied for the sake of the attainable gains at
different levels of available design metrics. This approach
represents the first proposition along with physical
verification and mapping to real devices that combines
stochastic memristors into unconventional computing
approaches.},
cin = {PGI-7 / PGI-10 / JARA-FIT},
ddc = {600},
cid = {I:(DE-Juel1)PGI-7-20110106 / I:(DE-Juel1)PGI-10-20170113 /
$I:(DE-82)080009_20140620$},
pnm = {5234 - Emerging NC Architectures (POF4-523)},
pid = {G:(DE-HGF)POF4-5234},
typ = {PUB:(DE-HGF)16},
pubmed = {33603012},
UT = {WOS:000621416400091},
doi = {10.1038/s41598-021-83382-y},
url = {https://juser.fz-juelich.de/record/893286},
}