

SCALABLE QUANTUM BIT CONTROL (SQUBIC1)

Cryogenic CMOS IC for Spin Qubit Control WOLTE14 2021

04.03.2021 I P. VLIEX, D. NIELINGER, A. ARTANOV, C. DEGENHARDT, C. GREWING, A. KRUTH AND S. VAN WAASEN FORSCHUNGSZENTRUM JÜLICH - ELECTRONIC SYSTEMS (ZEA-2)





QUANTUM COMPUTERS

General Introduction

- Possible exponential speed up for certain tasks:
 - Shor's algorithm for factoring integers
 - Grover's algorithm for search in unordered databases
 - Quantum chemistry: Simulate new molecules and catalysts
 - Quantum(-enhanced) machine learning
- Requirements for a universal quantum computer:
 - Large number (10⁶-10⁸) of physical qubits^[1] (operated at T \lesssim 1K)

Page 2

- Room temperature electronics to communicate with the qubits
- Scalable control and read-out electronics

[1] Vandersypen, L.M.K., Bluhm, H., Clarke, J.S. et al. Interfacing spin qubits in quantum dots and donorshot, dense, and coherent. npj Quantum Inf 3, 34 (2017). https://doi.org/10.1038/s4153 4-017-0038-y





QUANTUM COMPUTERS


Current Approaches

- 'Brute force' scaling to operate up to 50-100 qubits
- Further scaling very difficult
- The ,Tyranny of numbers' (Jack Morton, Bell Labs, 1958) is back
- Let's solve it (again) with integrated circuits

Today



Source: IBM




Source: Google, Mohseni et al., Nature 543 (2017)

1950s



Source: IBM






QUANTUM COMPUTERS

Requirements GaAs Spin Qubits

- Up to 8 uncorrelated bias voltages per qubit, forming potential wells
- 2 pulse electrodes for qubit operation
- Key performance indicator: fidelity of qubit gate



Tim Botzem, "Coherence and high fidelity control of two-electron spin gubits in GaAs quantum dots, "PhD Thesis, p. 7, Fig: 2.2.: Device Layout. Online: http://publications.rwthaachen.de/record/689507, 2017, DOI: 10.18154/RWTH-2017-

Characteristic	Specification
Bias voltage range	-1 V to 0 V
Bias voltage noise v _{RMS}	$\lesssim 20\mu V$
Bias voltage step size	250 μV (≙12 bit)
Pulse dynamic range	± 4 mV
Pulse sampling rate	250 MHz
Pulse resolution (8 mV range)	30 μV (≙ 8 bit)
Cooling power budget @ 100 mK	<1 mW








SQUBIC1


Member of the Helmholtz Association

Scalable Quantum Bit Control

- TSMC 65nm CMOS technology
- Biasing and pulse control of GaAs qubit













2mm

SQUBIC1

Measurement Setup

- Packaged sample inside cryostat
- Cryostat base temperature approx. 6 K










Charge-Redistribution Topology



Page 7

- Negligible static power dissipation
- Low thermal noise at cryo. T : $\bar{v}_N^2 = \frac{k_B \cdot T}{C}$
- No output buffer needed
 - → Reduce power and noise

- Coarse tuning by on-chip MUX^[2]
- → Reduce power and increase resolution

C_{Electrode}

Quantum

spin qubit

- → But: need for calibration
- Multiple output channels per DAC






Coarse Tuning Reference Voltages

- Coarse tuning by on-chip MUX^[2]
 - Reduce dynamic analog power P_{AD}

$$\Delta V_{REF} = V_{REF,HIGH} - V_{REF,LOW}$$
$$P_{AD} \propto C_{Total,DAC} \cdot (\Delta V_{REF})^2 \cdot f$$

• $P_{AD} \downarrow$ by a factor $(125 \,\text{mV} / 1 \,\text{V})^2 = 1/64$

- Resolution increased
 - 3 bit added for $V_{REF,HIGH}$ and $V_{REF,LOW}$ each
 - DAC resolution ↑ by 3 bit




[2] P. Vliex et al., "Bias Voltage DAC Operating at Cryogenic Temperatures for Solid-State Qubit Applications," in IEEE Solid-State Circuits Letters, vol. 3, pp. 218-221, 2020, doi: 10.1109/LSSC.2020.3011576.






Coarse Tuning Reference Voltages

- Coarse tuning by on-chip MUX^[2]
 - Parasitic C_{par} leads to DAC gain < 1
 - Voltage jump V_{jump} at coarse tuning crossings
 - Introduce intermediate steps
 - Filling the missing codes range
 - Operated with $\Delta V_{REF} = 250 \,\text{mV}$
 - Add input words
 - Saved in off-chip memory












Coarse Tuning Reference Voltages

- Calibration verified at 6 K
 - Intermediate steps
 - Steps doubled
 - → Correcting Bias DAC gain











Measurement

- Fully functional at 6 K^[2]
 - 13 bit resolution (≈ 120 µV step size)
 - 1V output range
 - Channel refresh rate of 3.9 kHz
 - Calibrated reference voltage coarse tuning
- Singular non-monotonic steps
 - No issue for qubit biasing








OPAMP

On-chip Measurement Circuitry

- Unity gain configuration
- Enable Bias DAC noise measurement
- Supply increase: 1.2 V to 1.7 V at 6 K
- Small offset voltage shift of ≈2 mV --->
- Comparable open-loop (OL) gain of
 ≈ 71 dB










ΣΔ MODULATOR

On-chip Measurement Circuitry

- Measurement at 6 K
- On-chip analog-to-digital conversion
- 3rd order 2-1 MASH modulator
- Noise floor (≈ -110 dBm) limited by input signal
- Off-chip bit-stream filtering
- Building block for future on-chip Bias DAC calibration












Noise Measurement Setup

[4] Lake Shore, DT-670 Silicon Diode, CU package, https://www.lakeshore.com/product s/categories/overview/temperature-products/cryogenic-temperature-sensors/dt-670-silicon-diodes

- Noise measurement buffer chain (BC)
 - Impedance conversion: high-ohmic \rightarrow 50 Ω
 - Gradually increasing driving capability
 - Commercial cryogenic buffer BUF 0.12^[3]











[3] Stahl-Electronics, BUF 0.12 Cryogenic CMOS Buffer Amplifier, Datasheet, https://www.stahl-electronics.com/bilder/Datasheet_CryoAmp_BUF_V2-1.pdf




Noise Measurement Results

- Noise integrated from 2 kHz to 120 kHz
 - Exclude 50 Hz (spur from power grid)
 - Exclude 1 kHz (spur from power source)
 - BUF $0.12 \rightarrow DC$ to 120 kHz
 - Bias DAC refresh rate $f_R = 3.9 \,\text{kHz}$

$$v_{RMS,fmax} = \sqrt{\int_{2 \text{ kHz}}^{f_{max}} v_n^2(f) df}$$

Noise added by Bias DAC

$$v_{RMS,DAC} = \sqrt{(444 \,\mu V)^2 - (77 \,\mu V)^2} = 437 \,\mu V$$









Power

Bias DAC componentPower ConsumptionAnalog DAC core (slide 7)77 nWAnalog DAC reference voltages3 nWDAC digital (memory & logic)21 μWDAC total21.1 μW (2.63 μW per channel)Clock buffer4.3 μWTotal25.4 μW (3.18 μW per channel)

Page 16

- 8 Bias DAC channel running and $f_R = 3.9 \,\text{kHz}$
- Ultra-low power consumption ≈ 3 µW per channel
 - Digital part > 99% → Scales well with CMOS technology






PULSE DAC

Measurement

- Current steering DAC
- At cryogenic temperatures INL and DNL worse due to increased mismatch
- Can be improved by calibration










DCO

Digital controlled oscillator

- Current starved ring oscillator
- Frequency shifts to higher frequency at 6 K
- Non monotonic behavior due to mismatch (increased at 6 K)










VCO

Voltage controlled oscillator

- LC oscillator
- Center frequency increased by ~5%
- Smaller gain but increased linear region

Temperature	300 K	6 K
KVCO	425 MHz/V	375 MHz/V
Frequency-span	310 MHz	324 MHz
Center-frequency	18.12 GHz	19.15 GHz







SUMMARY

Outlook

- SQuBiC1: IC for local qubit biasing and control
 - Incl. additional measurement and support circuitry
- Promising performance results at 6 K
 - All circuits are tuned operational
- Next steps:
 - Ongoing effort to test with a qubit sample (Prof. Bluhm's group at RWTH Aachen)
 - SQuBiC1 on 100 mK interposer

