000903015 001__ 903015
000903015 005__ 20220502144611.0
000903015 0247_ $$2Handle$$a2128/29249
000903015 037__ $$aFZJ-2021-04744
000903015 041__ $$aEnglish
000903015 1001_ $$0P:(DE-HGF)0$$aZaourar, Lilia$$b0$$eCorresponding author
000903015 1112_ $$aThe 12th International Workshop on Performance Modeling, Benchmarking and Simulation of High-Performance Computer Systems$$cSt. Louis$$d2021-11-15 - 2021-11-15$$gPMBS21$$wUSA
000903015 245__ $$aMultilevel simulation-based co-design of next generation HPC microprocessors
000903015 260__ $$c2021
000903015 29510 $$aSC workshop proceedings
000903015 300__ $$a12 p.
000903015 3367_ $$2ORCID$$aCONFERENCE_PAPER
000903015 3367_ $$033$$2EndNote$$aConference Paper
000903015 3367_ $$2BibTeX$$aINPROCEEDINGS
000903015 3367_ $$2DRIVER$$aconferenceObject
000903015 3367_ $$2DataCite$$aOutput Types/Conference Paper
000903015 3367_ $$0PUB:(DE-HGF)8$$2PUB:(DE-HGF)$$aContribution to a conference proceedings$$bcontrib$$mcontrib$$s1651488464_14420
000903015 3367_ $$0PUB:(DE-HGF)7$$2PUB:(DE-HGF)$$aContribution to a book$$mcontb
000903015 520__ $$aThis paper demonstrates the combined use of three simulation tools in support of a co-design methodology for an HPC-focused System-on-a-Chip (SoC) design. The simulation tools make different trade-offs between simulation speed, accuracy and model abstraction level, and are shown to be complementary. We apply the MUSA trace-based simulator for the initial sizing of vector register length, system-level cache (SLC) size and memory bandwidth. It has proven to be very efficient at pruning the design space, as its models enable sufficient accuracy without having to resort to highly detailed simulations. Then we apply gem5, a cycle-accurate micro-architecture simulator, for a more refined analysis of the performance potential of our reference SoC architecture, with models able to capture detailed hardware behavior at the cost of simulation speed. Furthermore, we study the network-on-chip (NoC) topology and IP placements using both gem5 for representative small- to medium-scale configurations and SESAM/VPSim, a transaction-level emulator for larger scale systems with good simulation speed and sufficient architectural details. Overall, we consider several system design concerns, such as processor subsystem sizing and NoC settings.We apply the selected simulation tools, focusing on different levels of abstraction, to study several configurations with various design concerns and evaluate them to guide architectural design and optimization decisions. Performance analysis is carried out with a number of representative benchmarks. The obtained numerical results provide guidance and hints to designers regarding SIMD instruction width, SLC sizing, memory bandwidth as well as the best placement of memory controllers and NoC form factor.Thus, we provide critical insights for efficient design of future HPC microprocessors.
000903015 536__ $$0G:(DE-HGF)POF4-5122$$a5122 - Future Computing & Big Data Systems (POF4-512)$$cPOF4-512$$fPOF IV$$x0
000903015 536__ $$0G:(EU-Grant)826647$$aEPI SGA1 - SGA1 (Specific Grant Agreement 1) OF THE EUROPEAN PROCESSOR INITIATIVE (EPI) (826647)$$c826647$$fH2020-SGA-LPMT-2018$$x1
000903015 7001_ $$0P:(DE-HGF)0$$aBenazouz, Mohammed$$b1
000903015 7001_ $$0P:(DE-HGF)0$$aMouhagir, Ayoub$$b2
000903015 7001_ $$0P:(DE-HGF)0$$aJebali, Fatma$$b3
000903015 7001_ $$0P:(DE-HGF)0$$aSassolas, Tanguy$$b4
000903015 7001_ $$0P:(DE-HGF)0$$aWeill, Jean-Christophe$$b5
000903015 7001_ $$0P:(DE-Juel1)179531$$aFalquez, Carlos$$b6
000903015 7001_ $$0P:(DE-Juel1)176469$$aHo, Nam$$b7
000903015 7001_ $$0P:(DE-Juel1)144441$$aPleiter, Dirk$$b8
000903015 7001_ $$0P:(DE-Juel1)177768$$aPortero, Antonio$$b9
000903015 7001_ $$0P:(DE-Juel1)142361$$aSuarez, Estela$$b10
000903015 7001_ $$0P:(DE-HGF)0$$aPetrakis, Polydoros$$b11
000903015 7001_ $$0P:(DE-HGF)0$$aPapaefstathiou, Vassilis$$b12
000903015 7001_ $$0P:(DE-HGF)0$$aMarazakis, Manolis$$b13
000903015 7001_ $$0P:(DE-HGF)0$$aRadulovic, Milan$$b14
000903015 7001_ $$0P:(DE-HGF)0$$aMartinez, Francesc$$b15
000903015 7001_ $$0P:(DE-HGF)0$$aArmejach, Adria$$b16
000903015 7001_ $$0P:(DE-HGF)0$$aCasas, Marc$$b17
000903015 7001_ $$0P:(DE-HGF)0$$aNocua, Alejandro$$b18
000903015 7001_ $$0P:(DE-HGF)0$$aDolbeau, Romain$$b19
000903015 773__ $$y2021
000903015 8564_ $$uhttps://juser.fz-juelich.de/record/903015/files/Zaourar_PMBS_SC21_codesign.pdf$$yOpenAccess
000903015 909CO $$ooai:juser.fz-juelich.de:903015$$pdnbdelivery$$pec_fundedresources$$pVDB$$pdriver$$popen_access$$popenaire
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a CEA$$b0
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a CEA$$b1
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a CEA$$b2
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a CEA$$b3
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a CEA$$b4
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a CEA$$b5
000903015 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)179531$$aForschungszentrum Jülich$$b6$$kFZJ
000903015 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)176469$$aForschungszentrum Jülich$$b7$$kFZJ
000903015 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)144441$$aForschungszentrum Jülich$$b8$$kFZJ
000903015 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)177768$$aForschungszentrum Jülich$$b9$$kFZJ
000903015 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)142361$$aForschungszentrum Jülich$$b10$$kFZJ
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a Forth$$b11
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a Forth$$b12
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a Forth$$b13
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a BSC$$b14
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a BSC$$b15
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a BSC$$b16
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a BSC$$b17
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a BSC$$b18
000903015 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$a SiPearl$$b19
000903015 9131_ $$0G:(DE-HGF)POF4-512$$1G:(DE-HGF)POF4-510$$2G:(DE-HGF)POF4-500$$3G:(DE-HGF)POF4$$4G:(DE-HGF)POF$$9G:(DE-HGF)POF4-5122$$aDE-HGF$$bKey Technologies$$lEngineering Digital Futures – Supercomputing, Data Management and Information Security for Knowledge and Action$$vSupercomputing & Big Data Infrastructures$$x0
000903015 9141_ $$y2021
000903015 915__ $$0StatID:(DE-HGF)0510$$2StatID$$aOpenAccess
000903015 9201_ $$0I:(DE-Juel1)JSC-20090406$$kJSC$$lJülich Supercomputing Center$$x0
000903015 980__ $$acontrib
000903015 980__ $$aVDB
000903015 980__ $$acontb
000903015 980__ $$aI:(DE-Juel1)JSC-20090406
000903015 980__ $$aUNRESTRICTED
000903015 9801_ $$aFullTexts