% IMPORTANT: The following is UTF-8 encoded. This means that in the presence
% of non-ASCII characters, it will not work with BibTeX 0.99 or older.
% Instead, you should use an up-to-date BibTeX implementation like “bibtex8” or
% “biber”.
@ARTICLE{Vygoder:904194,
author = {Vygoder, Mark and Milton, Matthew and Gudex, Jacob D. and
Cuzner, Robert M. and Benigni, Andrea},
title = {{A} {H}ardware-in-the-{L}oop {P}latform for {DC}
{P}rotection},
journal = {IEEE journal of emerging and selected topics in power
electronics},
volume = {9},
number = {3},
issn = {2168-6777},
address = {[New York, NY]},
publisher = {IEEE},
reportid = {FZJ-2021-05764},
pages = {2605 - 2619},
year = {2021},
abstract = {Real-time (RT) simulation of power and energy conversion
systems allows engineers to interface both simulation- and
hardware-based controls using controller
hardware-in-the-loop (CHiL) simulation of networks of power
electronic converters (PECs) to de-risk highly developmental
systems, such as next generation electrified transportation
systems and dc microgrids. CHiL exploration and performance
verification moves a design from technology readiness level
(TRL) 3 to TRL 4 without incurring significant cost
investments in developmental hardware platforms, which
otherwise discourages such endeavors. An RT CHiL simulation
platform suitable for explorations of protective equipment,
protection schemes, and networked PEC dc and mixed dc-ac
power distribution architectures must be capable of
simulating common-mode behavior, various grounding schemes,
and fault transients at sufficiently high resolution. This
article demonstrates this capability using a latency-based
linear multistep compound (LB-LMC) simulation method
implemented in a commercially sustainable, adaptable, and
expandable FPGA-based test and instrumentation platform. The
proposed CHiL platform achieves RT power system simulations,
including detailed switching commutations of networked PECs,
with 50-ns resolution, and faithfully produces resonant and
transient behaviors associated with line-to-ground (LG) and
line-to-line (LL) faults and fault recovery in ungrounded
PEC-based dc systems. This resolution in RT cannot be
achieved with today's commercial off-the-shelf CHiL
platforms. This article demonstrates the need for
high-resolution RT simulation of LG and LL faults within dc
systems, and demonstrates a CHiL approach that enables dc
protection design explorations and protective control
hardware testing while taking into account the realistic
aspects that affect fault characteristics in PEC-based dc
systems, such as cable current rating and length, cable and
PEC parasitic LG capacitance, and PEC internal respon...},
cin = {IEK-10},
ddc = {621.3},
cid = {I:(DE-Juel1)IEK-10-20170217},
pnm = {1122 - Design, Operation and Digitalization of the Future
Energy Grids (POF4-112)},
pid = {G:(DE-HGF)POF4-1122},
typ = {PUB:(DE-HGF)16},
UT = {WOS:000669369600015},
doi = {10.1109/JESTPE.2020.3017769},
url = {https://juser.fz-juelich.de/record/904194},
}