000907282 001__ 907282
000907282 005__ 20230213085226.0
000907282 0247_ $$2CORDIS$$aG:(EU-Grant)101034126$$d101034126
000907282 0247_ $$2CORDIS$$aG:(EU-Call)H2020-JTI-EuroHPC-2020-1$$dH2020-JTI-EuroHPC-2020-1
000907282 0247_ $$2originalID$$acorda__h2020::101034126
000907282 035__ $$aG:(EU-Grant)101034126
000907282 150__ $$aPilot using Independent Local & Open Technologies$$y2021-12-01 - 2025-05-31
000907282 372__ $$aH2020-JTI-EuroHPC-2020-1$$s2021-12-01$$t2025-05-31
000907282 450__ $$aThe European PILOT$$wd$$y2021-12-01 - 2025-05-31
000907282 5101_ $$0I:(DE-588b)5098525-5$$2CORDIS$$aEuropean Union
000907282 680__ $$aAccelerators provide the majority of performance in modern High Performance Computing (HPC) systems and are the fundamental building blocks for Exascale systems.  The European PILOT (Pilot using Independent Local & Open Technology) will be the first demonstration of two ALL European HPC and High Performance Data Analytics (HPDA) (AI, ML, DL) accelerators, designed, implemented, manufactured, and owned by Europe. The European PILOT combines open source software (SW) and open and proprietary hardware (HW) to deliver the first completely European full stack software, accelerator, and integrated ecosystem based on RISC-V accelerators coupled to any general purpose processor (CPU) via PCIe Gen 6.0 or CXL 3.0. This pilot will  demonstrate key HPC and HPDA workloads and software stacks. The European PILOT is also the first to demonstrate an ALL European HPC ecosystem. The accelerators will be manufactured in the new European GlobalFoundries 12 nm advanced silicon technology, a major demonstration of European technology independence.
The European PILOT combines cutting edge research utilizing SW/HW co-design to demonstrate HPC and HPDA accelerators running key applications and libraries in a full software stack including middleware, runtimes, compilers, and tools for the emerging RISC-V ecosystem. The European PILOT is able to produce a full stack (SW and HW) research prototype by leveraging and extending the work done in multiple European projects like: EPI, MEEP, POP2 CoE, EuroEXA, and ExaNeSt. This pre-production system can only be realized with a combination of existing IP, HW emulation using FPGAs, and real ASIC prototypes that demonstrate the full stack feasibility of the hardware and software. Finally, while the applications we use span AI to HPC, the aggressive ASIC implementation (chiplet size and small geometry) will be the smallest technology node manufactured in Europe and can easily be adapted for a near-future HPC implementation.
000907282 8564_ $$uhttps://cordis.europa.eu/project/id/101034126$$wb$$yCORDIS Homepage
000907282 909CO $$ooai:juser.fz-juelich.de:907282$$pauthority$$pauthority:GRANT
000907282 980__ $$aG
000907282 980__ $$aCORDIS
000907282 980__ $$aAUTHORITY