Hauptseite > Publikationsdatenbank > A System-on-Chip Based Hybrid Neuromorphic Compute (HNC) Node Architecture for Reproducible Hyper-Real-Time Simulations of Spiking Neural Networks > print |
001 | 912363 | ||
005 | 20240313103134.0 | ||
024 | 7 | _ | |a 2128/32975 |2 Handle |
037 | _ | _ | |a FZJ-2022-05554 |
041 | _ | _ | |a English |
100 | 1 | _ | |a Trensch, Guido |0 P:(DE-Juel1)168379 |b 0 |e Corresponding author |u fzj |
111 | 2 | _ | |a ACA farewell meeting |c Jülich |d 2022-09-19 - 2022-09-20 |w Germany |
245 | _ | _ | |a A System-on-Chip Based Hybrid Neuromorphic Compute (HNC) Node Architecture for Reproducible Hyper-Real-Time Simulations of Spiking Neural Networks |
260 | _ | _ | |c 2022 |
336 | 7 | _ | |a Conference Paper |0 33 |2 EndNote |
336 | 7 | _ | |a INPROCEEDINGS |2 BibTeX |
336 | 7 | _ | |a conferenceObject |2 DRIVER |
336 | 7 | _ | |a CONFERENCE_POSTER |2 ORCID |
336 | 7 | _ | |a Output Types/Conference Poster |2 DataCite |
336 | 7 | _ | |a Poster |b poster |m poster |0 PUB:(DE-HGF)24 |s 1670331405_10042 |2 PUB:(DE-HGF) |x Other |
520 | _ | _ | |a Despite the great strides neuroscience has made in recent decades, the underlying principles of brain function remain largely unknown. Advancing the field strongly depends on the ability to study large-scale neural networks and perform complex simulations. In this context, simulations in hyper-real-time are of high interest, but even the fastest supercomputer available today is not able to meet the challenge of accurate and reproducible simulation with hyper-real acceleration. The development of novel neuromorphic computer architectures holds out promise. Advances in System-on-Chip (SoC) device technology and tools are now providing interesting new design possibilities for application-specific implementations. We propose a novel hybrid software-hardware architecture approach for a neuromorphic compute node intended to work in a multi-node cluster configuration. The node design builds on the Xilinx Zynq-7000 SoC device architecture that combines a powerful programmable logic gate array (FPGA) and a dual-core ARM Cortex-A9 processor extension on a single chip. Although high acceleration can be achieved at low workloads, the development also reveals current technological limitations that also apply to CPU implementations of neural network simulation tools. |
536 | _ | _ | |a 5111 - Domain-Specific Simulation & Data Life Cycle Labs (SDLs) and Research Groups (POF4-511) |0 G:(DE-HGF)POF4-5111 |c POF4-511 |f POF IV |x 0 |
536 | _ | _ | |a 5234 - Emerging NC Architectures (POF4-523) |0 G:(DE-HGF)POF4-5234 |c POF4-523 |f POF IV |x 1 |
536 | _ | _ | |a ACA - Advanced Computing Architectures (SO-092) |0 G:(DE-HGF)SO-092 |c SO-092 |x 2 |
536 | _ | _ | |a SLNS - SimLab Neuroscience (Helmholtz-SLNS) |0 G:(DE-Juel1)Helmholtz-SLNS |c Helmholtz-SLNS |x 3 |
700 | 1 | _ | |a Morrison, Abigail |0 P:(DE-Juel1)151166 |b 1 |u fzj |
856 | 4 | _ | |u https://juser.fz-juelich.de/record/912363/files/Poster_SoC_based_NC_node_architecture.pdf |y OpenAccess |
909 | C | O | |o oai:juser.fz-juelich.de:912363 |p openaire |p open_access |p VDB |p driver |
910 | 1 | _ | |a Forschungszentrum Jülich |0 I:(DE-588b)5008462-8 |k FZJ |b 0 |6 P:(DE-Juel1)168379 |
910 | 1 | _ | |a Forschungszentrum Jülich |0 I:(DE-588b)5008462-8 |k FZJ |b 1 |6 P:(DE-Juel1)151166 |
913 | 1 | _ | |a DE-HGF |b Key Technologies |l Engineering Digital Futures – Supercomputing, Data Management and Information Security for Knowledge and Action |1 G:(DE-HGF)POF4-510 |0 G:(DE-HGF)POF4-511 |3 G:(DE-HGF)POF4 |2 G:(DE-HGF)POF4-500 |4 G:(DE-HGF)POF |v Enabling Computational- & Data-Intensive Science and Engineering |9 G:(DE-HGF)POF4-5111 |x 0 |
913 | 1 | _ | |a DE-HGF |b Key Technologies |l Natural, Artificial and Cognitive Information Processing |1 G:(DE-HGF)POF4-520 |0 G:(DE-HGF)POF4-523 |3 G:(DE-HGF)POF4 |2 G:(DE-HGF)POF4-500 |4 G:(DE-HGF)POF |v Neuromorphic Computing and Network Dynamics |9 G:(DE-HGF)POF4-5234 |x 1 |
914 | 1 | _ | |y 2022 |
915 | _ | _ | |a OpenAccess |0 StatID:(DE-HGF)0510 |2 StatID |
920 | 1 | _ | |0 I:(DE-Juel1)JSC-20090406 |k JSC |l Jülich Supercomputing Center |x 0 |
920 | 1 | _ | |0 I:(DE-Juel1)IAS-6-20130828 |k IAS-6 |l Theoretical Neuroscience |x 1 |
920 | 1 | _ | |0 I:(DE-Juel1)INM-6-20090406 |k INM-6 |l Computational and Systems Neuroscience |x 2 |
980 | 1 | _ | |a FullTexts |
980 | _ | _ | |a poster |
980 | _ | _ | |a VDB |
980 | _ | _ | |a UNRESTRICTED |
980 | _ | _ | |a I:(DE-Juel1)JSC-20090406 |
980 | _ | _ | |a I:(DE-Juel1)IAS-6-20130828 |
980 | _ | _ | |a I:(DE-Juel1)INM-6-20090406 |
981 | _ | _ | |a I:(DE-Juel1)IAS-6-20130828 |
Library | Collection | CLSMajor | CLSMinor | Language | Author |
---|