


The slide features two logos at the bottom. On the left is the logo for Jülich Forschungszentrum, consisting of a stylized blue 'J' and the text 'JÜLICH Forschungszentrum' in blue. On the right is the logo for Advanced Computing Architectures (ACA), which includes the text 'ADVANCED COMPUTING ARCHITECTURES' in blue and a circular emblem containing a stylized 'ACA' and a building-like structure.

<sup>1</sup>Simulation and Data Laboratory Neuroscience, <sup>2</sup>Institute of Neuroscience and Medicine (INM-6), JARA-Institute Brain Structure-Function Relationship (JBI-1 / INM-10), Research Centre Jülich, <sup>3</sup>Department of Computer Science 3 - Software Engineering, RWTH Aachen University

## Goal

**Proof of Concept:** Prototypical implementation of an AMD Xilinx System-on-Chip (SoC) based hybrid software-hardware architecture approach for a neuromorphic compute node capable of meeting the high demands for modeling and simulation in neuroscience.




- Hybrid strategy for time-discrete neural network simulations of point neuron models:
  - time-driven neuron state update (blue data paths) at fixed intervals,  $\Delta t = 0.1ms$
  - event-driven synapse update (red data paths)

- Exploiting the tight coupling of an Application Processing Unit (APU) with a Field Programmable Gate Array (FPGA) located on the same chip.
- Off-loading of performance critical algorithms to programmable logic.
- Parallelization by distributing the computational load over 16 processing units (P1, P2, ..., P16).
- Data locality of state variables by storing them in fast on-chip block RAM memories (BRAMs).
- Latency hiding by exploiting the true-dual port capability of BRAMs.


- ODE pipeline module can be replaced to implement different neuron and synapse models.
- Flexibility in the choice of data types.
- Connectivity data is stored in external memory, thus synaptic weights are adjustable and accessible to the APU.
- Non-critical tasks are executed in software by the APU.

$$\bar{\nu} = \frac{1}{N} \sum_N \frac{n_{\text{sp}}(T)}{T}$$




$$\bar{\nu}_k = \frac{h}{T} \sum_N n_{\text{sp}}(T) = N \bar{\nu} h$$



Parameter		HNC Node
number of compute nodes	$M$	N/A
total number of neurons	$N$	N/A
number of neurons per compute node	$N^{\text{M}}$	max. 1024
connection probability	$\epsilon$	< 0.1
presynaptic neuron's max. number of connections per node	$C^{\text{M}} = \epsilon N^{\text{M}} = \frac{\epsilon N}{M}$	max.128
spike count of neuron $n$ in interval $T$	$n_{\text{sp}}(T)$	N/A
temporal resolution of the simulation	$h$	0.1 ms

$$\text{Max. acceleration factor (single node): } F_S^{\text{MAX}} = \frac{hf_{\text{clk}}}{L_\Sigma}$$
$$\text{Without communication (single node): } F_S(\bar{\nu}_k) = \begin{cases} \frac{h f_{\text{clk}}}{\bar{\nu}_k (L_{\Sigma}^{\text{SE}} + L_{\text{DS}}) + (1 - \bar{\nu}_k) L_{\Sigma}} & \text{if } \bar{\nu}_k < 1 \\ \frac{h f_{\text{clk}}}{L_{\Sigma}^{\text{SE}} + \bar{\nu}_k L_{\text{DS}}} & \text{otherwise} \end{cases}$$
$$\text{With communication (cluster):} \quad F_C(\bar{\nu}_k) = \begin{cases} \frac{L_\Sigma + \bar{\nu}_k L_{DS}}{\bar{\nu}_k(L_\Sigma^{\text{SE}} + L_{DS} + \alpha L_{\text{COM}}) + (1 - \bar{\nu}_k)L_\Sigma + L_{\text{COM}}} h f_{clk} & \text{if } \bar{\nu}_k < 1 \\ \frac{h f_{clk}}{L_\Sigma^{\text{SE}} + \bar{\nu}_k(L_{DS} + \alpha L_{\text{COM}}) + L_{\text{COM}}} & \text{otherwise} \end{cases}$$


Parameters	Prototype	High Data Stream Parallelism	High Proc. Units Parallelism	Low Proc. Units Parallelism
number of data streams, $DS$	2	16	16	16
data stream latency, $L_{DS}$	110	14	14	14
number processing units, $P$	16	16	32	8
number of neurons per processing unit, $N^P$	64	64	32	128
ODE pipeline iteration latency, $LL_N$	64	64	32	128
<b>Acceleration factors w/o communication</b>				
maximum, $F_S^{\text{MAX}} = F_S(p_k = 0)$	298.5	298.5	571.4	152.7
low workload, $F_S(1.0)$	104.7	177.0	246.9	113.0
medium workload, $F_S(10.0)$	16.9	84.5	97.7	66.5
high workload, $F_S(20.0)$	8.8	52.4	58.4	45.6
<b>Acceleration factors with communication</b>				
maximum, $F_C^{\text{MAX}} = F_C(0)$	119.8	119.8	148.1	86.6
low workload, $F_C(1.0)$	67.6	91.7	107.5	70.9
medium workload, $F_C(10.0)$	15.0	51.7	56.4	44.4
high workload, $F_C(20.0)$	8.1	34.8	36.9	31.3



- Orchestrates the overall node operation.
- A minimal C-API provides `Create()`, `Connect()`, and `Simulate()` function calls.
- Implemented as bare-metal application in C.



Simulate workload: consecutive simulation runs of 5 min simulated biological time with an increasing external offset current.  $i_{\text{ext}} = \{-3.0pA, \dots, +100pA\}$

AMD Xilinx Zynq®-7000 SoC ZC706  
Development Board

