

GPU ACCELERATORS AT JSC SUPERCOMPUTING INTRODUCTION COURSE

23 November 2022 | Andreas Herten, Kaveh Haghighi-Mood | Forschungszentrum Jülich



Outline

GPUs at JSC
JUWELS
JUWELS Cluster
JUWELS Booster
JURECA DC
GPU Architecture
Empirical Motivation
Comparisons
GPU Architecture

Programming GPUs
Libraries
Directives
CUDA C/C++
Performance Analysis
Advanced Topics
Advanced Topics

Summary



JUWELS Cluster – Jülich's Scalable System

- 2500 nodes with Intel Xeon CPUs (2 × 24 cores)
- 46 + 10 nodes with 4 NVIDIA Tesla V100 cards (16 GB memory)
- 10.4 (CPU) + 1.6 (GPU) PFLOP/s peak performance (Top500: #86)





JUWELS Booster – Scaling Higher!

- lacksquare 936 nodes with AMD EPYC Rome CPUs (2 imes 24 cores)
- Each with 4 NVIDIA A100 Ampere GPUs (each: FP64TC: 19.5 TFLOP/s, 40 GB memory)
- ullet InfiniBand DragonFly+ HDR-200 network; 4 imes 200 Gbit/s per node







Top500 List Nov 2022:

- #1 Europe
- #8 World
- #4* Top/Green500

JUWELS Booster – Scaling Higher!

- 936 nodes with AMD EPYC Rome CPUs (2 × 24 cores)
- Each with 4 NVIDIA A100 Ampere GPUs (each: FP64TC: 19.5 TFLOP/s, 40 GB memory)
- ullet InfiniBand DragonFly+ HDR-200 network; 4 imes 200 Gbit/s per node





JURECA DC - Multi-Purpose


- 768 nodes with AMD EPYC Rome CPUs (2 × 64 cores)
- 192 nodes with 4 NVIDIA A100 Ampere GPUs
- InfiniBand DragonFly+ HDR-100 network



GPU Architecture


Status Quo Across Architectures

Performance



Status Quo Across Architectures

Memory Bandwidth



A matter of specialties





aphics: Lee [3] and Shearings Holidays

A matter of specialties




Transporting one



Transporting many

raphics: Lee [3] and Shearings Holidar

Chip








GPU optimized to hide latency

- Memory
 - GPU has small (40 GB), but high-speed memory 1555 GB/s
 - Stage data to GPU memory: via PCIe 4 bus (32 GB/s)




Device



GPU optimized to hide latency

- Memory
 - GPU has small (40 GB), but high-speed memory 1555 GB/s
 - Stage data to GPU memory: via PCIe 4 bus (32 GB/s)




Device



GPU optimized to hide latency

- Memory
 - GPU has small (40 GB), but high-speed memory 1555 GB/s
 - Stage data to GPU memory: via PCIe 4 bus (32 GB/s)
 - Stage automatically (*Unified Memory*), or manually




Device



GPU optimized to hide latency

- Memory
 - GPU has small (40 GB), but high-speed memory 1555 GB/s
 - Stage data to GPU memory: via PCle 4 bus (32 GB/s)
 - Stage automatically (*Unified Memory*), or manually
- Two engines: Overlap compute and copy





Device



GPU optimized to hide latency

- Memory
 - GPU has small (40 GB), but high-speed memory 1555 GB/s
 - Stage data to GPU memory: via PCIe 4 bus (32 GB/s)
 - Stage automatically (*Unified Memory*), or manually
- Two engines: Overlap compute and copy




V100

32 GB RAM, 900 GB/s




A100

40 GB RAM, 1555 GB/s



Host



Device



GPU optimized to hide latency

- Memory
 - GPU has small (40 GB), but high-speed memory 1555 GB/s
 - Stage data to GPU memory: via PCIe 4 bus (32 GB/s)
 - Stage automatically (*Unified Memory*), or manually
- Two engines: Overlap compute and copy



SIMT


V100


32 GB RAM, 900 GB/s



A100

40 GB RAM, 1555 GB/s





Device



 $\mathsf{SIMT} = \mathsf{SIMD} \oplus \mathsf{SMT}$

- CPU:
 - Single Instruction, Multiple Data (SIMD)

Scalar



 $\mathsf{SIMT} = \mathsf{SIMD} \oplus \mathsf{SMT}$

- CPU:
 - Single Instruction, Multiple Data (SIMD)

Vector



 $SIMT = SIMD \oplus SMT$

- CPU:
 - Single Instruction, Multiple Data (SIMD)
 - Simultaneous Multithreading (SMT)

Vector







 $SIMT = SIMD \oplus SMT$

- CPU:
 - Single Instruction, Multiple Data (SIMD)
 - Simultaneous Multithreading (SMT)

Vector



SMT



Slide 10141

 $SIMT = SIMD \oplus SMT$

- CPU:
 - Single Instruction, Multiple Data (SIMD)
 - Simultaneous Multithreading (SMT)
- GPU: Single Instruction, Multiple Threads (SIMT)

Vector



SMT





 $SIMT = SIMD \oplus SMT$

- CPU:
 - Single Instruction, Multiple Data (SIMD)
 - Simultaneous Multithreading (SMT)
- GPU: Single Instruction, Multiple Threads (SIMT)

Vector



SMT





 $SIMT = SIMD \oplus SMT$

- CPU:
 - Single Instruction, Multiple Data (SIMD)
 - Simultaneous Multithreading (SMT)
- GPU: Single Instruction, Multiple Threads (SIMT)
 - CPU core ≈ GPU multiprocessor (SM)
 - Working unit: set of threads (32, a warp)
 - Fast switching of threads (large register file)
 - Branching if —

Vector



SMT





$\mathsf{SIMT} = \mathsf{SIMD} \oplus \mathsf{SMT}$



Vector



SMT







$\mathsf{SIMT} = \mathsf{SIMD} \oplus \mathsf{SMT}$




Vector



SMT







Multiprocessor


SIMT



Vector



SMT








A100 vs H100

Comparison of current vs. next generation






H100





A100 vs H100

Comparison of current vs. next generation







A100 vs H100

Comparison of current vs. next generation







Let's summarize this!



Optimized for low latency

- + Large main memory
- + Fast clock rate
- + Large caches
- + Branch prediction
- + Powerful ALU
- Relatively low memory bandwidth
- Cache misses costly
- Low performance per watt



Optimized for high throughput

- + High bandwidth main memory
- + Latency tolerant (parallelism)
- + More compute resources
- + High performance per watt
- Limited memory capacity
- Low per-thread performance
- Extension card



Programming GPUs


Preface: CPU

A simple CPU program!

```
SAXPY: \vec{y} = a\vec{x} + \vec{y}, with single precision
Part of LAPACK BLAS Level 1
void saxpy(int n, float a, float * x, float * y) {
  for (int i = 0; i < n; i++)
    y[i] = a * x[i] + v[i];
int a = 42:
int n = 10:
float x[n], y[n];
// fill x, v
saxpy(n, a, x, y);
```




Summary of Acceleration Possibilities





Summary of Acceleration Possibilities





Libraries

Programming GPUs is easy: Just don't!



Libraries

Programming GPUs is easy: Just don't!

Use applications & libraries



Libraries

Programming GPUs is easy: Just don't!

Use applications & libraries



Wizard: Breazell [6]

Use applications & libraries





























Numba

Wizard: Breazell [6]

Use applications & libraries



























Numba

Wizard: Breazell [6]

cuBLAS

Parallel algebra



- GPU-parallel BLAS (all 152 routines)
- Single, double, complex data types
- Constant competition with Intel's MKL
- Multi-GPU support
- → https://developer.nvidia.com/cublas http://docs.nvidia.com/cuda/cublas



cuBLAS

Code example

```
int a = 42: int n = 10:
float x[n]. v[n]:
// fill x, v
cublasHandle t handle:
cublasCreate(&handle):
float * d x. * d v:
cudaMallocManaged(\delta d x. n * sizeof(x[0])):
cudaMallocManaged(&d y, n * sizeof(y[0]));
cublasSetVector(n, sizeof(x[0]), x, 1, d x, 1):
cublasSetVector(n, sizeof(y[0]), y, 1, d y, 1);
cublasSaxpy(n, a, d x, 1, d y, 1);
cublasGetVector(n. sizeof(v[0]), d v. 1. v. 1):
cudaFree(d x); cudaFree(d y);
cublasDestrov(handle):
```

cuBLAS

Code example

```
int a = 42: int n = 10:
float x[n]. v[n]:
// fill x, v
cublasHandle t handle:
                                                                                            Initialize
cublasCreate(&handle):
float * d x. * d v:
                                                                                Allocate GPU memory
cudaMallocManaged(&d x. n * sizeof(x[0])):●
cudaMallocManaged(&d y, n * sizeof(y[0]));
                                                                                    Copy data to GPU
cublasSetVector(n. sizeof(x[0]), x, 1, d x, 1):
cublasSetVector(n, sizeof(y[0]), y, 1, d y, 1);
                                                                                    Call BLAS routine
cublasSaxpy(n, a, d x, 1, d y, 1); \bullet
                                                                                   Copy result to host
cublasGetVector(n. sizeof(v[0]). d v. 1. v. 1):
                                                                                             Finalize
cudaFree(d x); cudaFree(d y);
```



cublasDestrov(handle):

Programming GPUs

Directives

GPU Programming with Directives

Keepin' you portable

Annotate serial source code by directives

```
#pragma acc loop
for (int i = 0; i < 1; i++) {};</pre>
```



GPU Programming with Directives

Keepin' you portable

Annotate serial source code by directives

```
#pragma acc loop
for (int i = 0; i < 1; i++) {};</pre>
```

- OpenACC: Especially for GPUs; OpenMP: Has GPU support
- Compiler interprets directives, creates according instructions



GPU Programming with Directives

Keepin' you portable

Annotate serial source code by directives

```
#pragma acc loop
for (int i = 0; i < 1; i++) {};</pre>
```

- OpenACC: Especially for GPUs; OpenMP: Has GPU support
- Compiler interprets directives, creates according instructions

Pro

- Portability
 - Other compiler? No problem! To it, it's a serial program
 - Different target architectures from same code
- Easy to program

Con

- Only few compilers
- Not all the raw power available
- A little harder to debug

OpenACC / OpenMP

Code example

```
void saxpy_acc(int n, float a, float * x, float * y) {
    #pragma acc kernels
    for (int i = 0; i < n; i++)
        y[i] = a * x[i] + y[i];
}

float a = 42;
int n = 10;
float x[n], y[n];
// fill x, y

saxpy acc(n, a, x, y);</pre>
```

OpenACC / OpenMP

Code example

```
void saxpy_acc(int n, float a, float * x, float * y) {
   #pragma omp target map(to:x[0:n]) map(tofrom:y[0:n]) loop
   for (int i = 0; i < n; i++)
      y[i] = a * x[i] + y[i];
}

float a = 42;
int n = 10;
float x[n], y[n];
// fill x, y

saxpy acc(n, a, x, y);</pre>
```

CUDA C/C++

Programming GPUs

Finally...



Finally...

OpenCL Open Computing Language by Khronos Group (Apple, IBM, NVIDIA, ...) 2009

- Platform: Programming language (OpenCL C/C++), API, and compiler
- Targets CPUs, GPUs, FPGAs, and other many-core machines
- Fully open source



Finally...

OpenCL Open Computing Language by Khronos Group (Apple, IBM, NVIDIA, ...) 2009

- Platform: Programming language (OpenCL C/C++), API, and compiler
- Targets CPUs, GPUs, FPGAs, and other many-core machines
- Fully open source

CUDA NVIDIA's GPU platform 2007

- Platform: Drivers, programming language (CUDA C/C++), API, compiler, tools, ...
- Only NVIDIA GPUs
- Compilation with nvcc (free, but not open)
 clang has CUDA support, but CUDA needed for last step
- Also: CUDA Fortran; and more in NVIDIA HPC SDK



Finally...

OpenCL Open Computing Language by Khronos Group (Apple, IBM, NVIDIA, ...) 2009

- Platform: Programming language (OpenCL C/C++), API, and compiler
- Targets CPUs, GPUs, FPGAs, and other many-core machines
- Fully open source

CUDA NVIDIA's GPU platform 2007

- Platform: Drivers, programming language (CUDA C/C++), API, compiler, tools, ...
- Only NVIDIA GPUs
- Compilation with nvcc (free, but not open)
 clang has CUDA support, but CUDA needed for last step
- Also: CUDA Fortran; and more in NVIDIA HPC SDK

HIP AMD's unified programming model for AMD (via ROCm) and NVIDIA GPUs 2016+

SYCL Intel's unified programming model for CPUs and GPUs (also: DPC++)



Finally...

OpenCL Open Computing Language by Khronos Group (Apple, IBM, NVIDIA, ...) 2009

- Platform: Programming language (OpenCL C/C++), API, and compiler
- Targets CPUs, GPUs, FPGAs, and other many-core machines
- Fully open source

CUDA NVIDIA's GPU platform 2007

- Platform: Drivers, programming language (CUDA C/C++), API, compiler, tools, ...
- Only NVIDIA GPUs
- Compilation with nvcc (free, but not open)
 clang has CUDA support, but CUDA needed for last step
- Also: CUDA Fortran; and more in NVIDIA HPC SDK

HIP AMD's unified programming model for AMD (via ROCm) and NVIDIA GPUs 2016+

SYCL Intel's unified programming model for CPUs and GPUs (also: DPC++)

- Choose what flavor you like, what colleagues/collaboration is using
- Hardest: Come up with parallelized algorithm



Finally...

OpenCL Open Computing Language by Khronos Group (Apple, IBM, NVIDIA, ...) 2009

- Platform: Programming language (OpenCL C/C++), API, and compiler
- Targets CPUs, GPUs, FPGAs, and other many-core machines
- Fully open source

CUDA NVIDIA's GPU platform 2007

- Platform: Drivers, programming language (CUDA C/C++), API, compiler, tools, ...
- Only NVIDIA GPUs
- Compilation with nvcc (free, but not open)
 clang has CUDA support, but CUDA needed for last step
- Also: CUDA Fortran; and more in NVIDIA HPC SDK

HIP AMD's unified programming model for AMD (via ROCm) and NVIDIA GPUs 2016+

SYCL Intel's unified programming model for CPUs and GPUs (also: DPC++)

- Choose what flavor you like, what colleagues/collaboration is using
- Hardest: Come up with parallelized algorithm



In software: Threads, Blocks

• Methods to exploit parallelism:



In software: Threads, Blocks

- Methods to exploit parallelism:
 - Thread

3

In software: Threads, Blocks

- Methods to exploit parallelism:
 - Threads





In software: Threads, Blocks

Methods to exploit parallelism:

 $\blacksquare \quad \underline{\mathsf{Threads}} \to \underline{\mathsf{Block}}$



In software: Threads, Blocks

Methods to exploit parallelism:

- $\bullet \quad \underbrace{\mathsf{Threads}}_{} \to \underbrace{\mathsf{Block}}_{}$
- Block






In software: Threads, Blocks

• Methods to exploit parallelism:


- $\blacksquare \quad \text{Threads} \rightarrow \quad \text{Block}$
- Blocks



In software: Threads, Blocks

Methods to exploit parallelism:


- Threads → Block
- lacks ightarrow Grid



In software: Threads, Blocks


Methods to exploit parallelism:

- $\blacksquare \quad \text{Threads} \rightarrow \quad \text{Block}$
- lacks ightarrow Grid
- Threads & blocks in 3D



In software: Threads, Blocks

- Methods to exploit parallelism:
 - $\blacksquare \quad \underline{\mathsf{Threads}} \to \underline{\mathsf{Block}}$
 - lacks ightarrow Grid
 - Threads & blocks in 3D



- Parallel function: kernel
 - __global__ kernel(int a, float * b) { }
 - Access own ID by global variables threadIdx.x, blockIdx.y,...
- Execution entity: threads
 - $\blacksquare \ \, \mathsf{Lightweight} \to \mathsf{fast} \, \mathsf{switchting!}$
 - ullet 1000s threads execute simultaneously o order non-deterministic!



CUDA SAXPY

With runtime-managed data transfers

```
global void saxpy cuda(int n, float a, float * x, float * y) {
 int i = blockIdx.x * blockDim.x + threadIdx.x;
 if (i < n)
   v[i] = a * x[i] + v[i]:
int a = 42;
int n = 10;
float x[n], y[n];
// fill x, y
cudaMallocManaged(&x. n * sizeof(float));
cudaMallocManaged(&y, n * sizeof(float));
saxpy cuda<<<2, 5>>>(n, a, x, y);
```

cudaDeviceSvnchronize():

CUDA SAXPY

With runtime-managed data transfers

```
Specify kernel
global ← void saxpy cuda(int n, float a, float * x, float * y) {
  int i = blockIdx.x * blockDim.x + threadIdx.x:
                                                                                  ID variables
  if (i < n)•
    v[i] = a * x[i] + v[i]:
                                                                               Guard against
                                                                              too many threads
int a = 42;
int n = 10;
float x[n], y[n];
                                                                          Allocate GPU-capable
// fill x, y
cudaMallocManaged(&x. n * sizeof(float)):
                                                                              Call kernel
cudaMallocManaged(&y, n * sizeof(float));
                                                                        2 blocks, each 5 threads
saxpy_cuda<<<2, 5>>>(n, a, x, y);
                                                                                   Wait for
```

kernel to finish

cudaDeviceSvnchronize():

Performance Analysis

Programming GPUs

GPU Tools

The helpful helpers helping helpless (and others)

NVIDIA

AMD

rocProf Profiler for AMD's ROCm stack uProf Analyzer for AMD's CPUs and GPUs



Nsight Systems


CLI

```
$ nsvs profile --stats=true ./poisson2d 10 # (shortened)
CUDA APT Statistics:
         Total Time (ns) Num Calls
                                      Average
                                                  Minimum
                                                              Maximum
                                                                                Name
    90.9
             160,407,572
                                   5.346.919.1
                                                 1.780 25.648.117 cuStreamSynchronize
CUDA Kernel Statistics:
 Time(%)
          Total Time (ns) Instances
                                      Average
                                                  Minimum
                                                              Maximum
                                                                              Name
                                10 15,868,661.7 14,525,819 25,652,783 main_106_gpu
   100.0
             158.686.617
     0.0
                                         2.512.0
                                                                  3,680 main 106 gpu_red
                  25.120
                                10
                                                      2.304
```




Nsight Systems

GUI



Nsight Compute

GUI



Advanced Topics

Programming GPUs

Advanced Topics

So much more interesting things to show!

- Optimize memory transfers to reduce overhead
- Optimize applications for GPU architecture
- Drop-in BLAS acceleration with NVBLAS (\$LD PRELOAD)
- Tensor Cores for Deep Learning
- Libraries, Abstractions: Kokkos, Alpaka, Futhark, HIP. SYCL. C++AMP. C++ pSTL....
- Use multiple GPUs
 - On one node
 - lacksquare Across many nodes ightarrow MPI



- Some of that: Addressed at dedicated training courses

Using GPUs on JSC Systems

Compiling

CUDA

- Module: module load CUDA/11.5
- Compile: nvcc file.cu Default host compiler: g++; use nvcc_pgc++ for PGI compiler
- Example cuBLAS: g++ file.cpp -I\$CUDA_HOME/include -L\$CUDA_HOME/lib64 -lcublas -lcudart

OpenACC

- Module: module load NVHPC/22.3
- Compile: nvc++ -acc=gpu file.cpp

MPI CUDA-aware MPIs (with direct Device-Device transfers)

ParaStationMPI module load ParaStationMPI/5.5.0-1 mpi-settings/CUDA

OpenMPI module load OpenMPI/4.1.2 mpi-settings/CUDA

Running

Dedicated GPU partitions

```
IUWFIS
```

```
--partition=gpus 46 nodes (Job limits: <1 d)
--partition=develgpus 10 nodes (Job limits: <2 h, < 2 nodes)
```

JUWELS Booster

```
--partition=booster 926 nodes
--partition=develooster 10 nodes (Job limits: <1 d, < 2 nodes)
```

JURECA DC

```
--partition=dc-gpu 192 nodes
--partition=dc-gpu-devel 12 nodes
```


- Needed: Resource configuration with --gres=gpu: 4
- → See online documentation.



Running

JUWELS Booster Topology

- JUWELS Booster: NPS-4 (in total: 8 NUMA Domains)
- Not all have GPU or HCA affinity!
- Network is structured into two levels: In-Cell and Inter-Cell (DragonFly+ network)



→ Documentation: apps.fz-juelich.de/jsc/hps/juwels/



Example

- 16 tasks in total, running on 4 nodes
- Per node: 4 GPUs

```
#!/bin/bash -x
#SBATCH --nodes=4
#SBATCH --ntasks=16
#SBATCH --ntasks-per-node=4
#SBATCH --output=gpu-out.%j
#SBATCH --error=gpu-err.%j
#SBATCH --time=00:15:00
#SBATCH --partition=gpus
#SBATCH --gres=gpu:4
srun ./gpu-prog
```

Conclusion

- GPUs provide highly-parallel computing power
- We have many devices installed at JSC, ready to be used!



- GPUs provide highly-parallel computing power
- We have many devices installed at JSC, ready to be used!
- Training courses by JSC next year
- See online documentation and sc@fz-juelich.de



- GPUs provide highly-parallel computing power
- We have many devices installed at JSC, ready to be used!
- Training courses by JSC next year
- See online documentation and sc@fz-juelich.de
- Further consultation via our lab: NVIDIA Application Lab in Jülich; contact me!

- GPUs provide highly-parallel computing power
- We have many devices installed at JSC, ready to be used!
- Training courses by JSC next year
- See online documentation and sc@fz-juelich.de
- Further consultation via our lab: NVIDIA Application Lab in Jülich; contact med

Thank you for your attention! a.herten@fz-juelich.de



Appendix

Appendix Glossary References



Glossary I

- AMD Manufacturer of CPUs and GPUs. 52, 53, 54, 55, 56, 57, 88, 90
- Ampere GPU architecture from NVIDIA (announced 2019). 4, 5, 6
 - API A programmatic interface to software by well-defined functions. Short for application programming interface. 52, 53, 54, 55, 56, 57
 - CUDA Computing platform for GPUs from NVIDIA. Provides, among others, CUDA C/C++. 2, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 77, 90
 - HIP GPU programming model by AMD to target their own and NVIDIA GPUs with one combined language. Short for Heterogeneous-compute Interface for Portability. 52, 53, 54, 55, 56, 57



Glossary II

JSC Jülich Supercomputing Centre, the supercomputing institute of Forschungszentrum Jülich, Germany. 2, 82, 83, 84, 85, 89

JURECA A multi-purpose supercomputer at JSC. 6

JUWELS Jülich's new supercomputer, the successor of JUOUEEN. 3, 4, 5, 78

MPI The Message Passing Interface, a API definition for multi-node computing, 75, 77

NVIDIA US technology company creating GPUs. 3, 4, 5, 6, 26, 27, 28, 52, 53, 54, 55, 56, 57, 70, 82, 83, 84, 85, 88, 90

OpenACC Directive-based programming, primarily for many-core machines. 46, 47, 48, 49, 50.77



Glossary III

- OpenCL The *Open Computing Language*. Framework for writing code for heterogeneous architectures (CPU, GPU, DSP, FPGA). The alternative to CUDA. 52, 53, 54, 55, 56, 57
- OpenMP Directive-based programming, primarily for multi-threaded machines. 46, 47, 48, 49, 50
 - ROCm AMD software stack and platform to program AMD GPUs. Short for Radeon Open Compute (*Radeon* is the GPU product line of AMD). 52, 53, 54, 55, 56, 57
 - SAXPY Single-precision $A \times X + Y$. A simple code example of scaling a vector and adding an offset. 34, 67, 68
 - Tesla The GPU product line for general purpose computing computing of NVIDIA. 3



Glossary IV

- CPU Central Processing Unit. 3, 6, 10, 11, 12, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 34, 52, 53, 54, 55, 56, 57, 88, 90
- GPU Graphics Processing Unit. 2, 3, 4, 5, 6, 7, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 33, 37, 38, 39, 40, 41, 42, 45, 46, 47, 48, 51, 52, 53, 54, 55, 56, 57, 68, 69, 70, 74, 75, 76, 78, 79, 80, 82, 83, 84, 85, 88, 89, 90
- SIMD Single Instruction, Multiple Data. 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
- SIMT Single Instruction, Multiple Threads. 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
 - SM Streaming Multiprocessor. 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
- SMT Simultaneous Multithreading. 19, 20, 21, 22, 23, 24, 25, 26, 27, 28



References I

- [2] Karl Rupp. Pictures: CPU/GPU Performance Comparison. URL: https://www.karlrupp.net/2013/06/cpu-gpu-and-mic-hardware-characteristics-over-time/(pages 8, 9).
- [6] Wes Breazell. Picture: Wizard. URL: https://thenounproject.com/wes13/collection/its-a-wizards-world/ (pages 37-41).

References: Images, Graphics I

- [1] Forschungszentrum Jülich GmbH (Ralf-Uwe Limbach). JUWELS Booster.
- [3] Mark Lee. Picture: kawasaki ninja. URL: https://www.flickr.com/photos/pochacco20/39030210/ (pages 10, 11).
- [4] Shearings Holidays. *Picture: Shearings coach 636*. URL: https://www.flickr.com/photos/shearings/13583388025/(pages 10, 11).
- [5] Nvidia Corporation. *Pictures: Volta GPU*. Volta Architecture Whitepaper. URL: https://images.nvidia.com/content/volta-architecture/pdf/Volta-Architecture-Whitepaper-v1.0.pdf.

