000916925 001__ 916925
000916925 005__ 20250129092507.0
000916925 0247_ $$2doi$$a10.1109/ICECS202256217.2022.9971043
000916925 0247_ $$2Handle$$a2128/33795
000916925 0247_ $$2WOS$$aWOS:000913346300174
000916925 037__ $$aFZJ-2023-00193
000916925 041__ $$aEnglish
000916925 1001_ $$0P:(DE-Juel1)174088$$aOtten, Rene$$b0$$eCorresponding author$$ufzj
000916925 1112_ $$a2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)$$cGlasgow$$d2022-10-24 - 2022-10-26$$gICECS2022$$wUnited Kingdom
000916925 245__ $$aQubit Bias using a CMOS DAC at mK Temperatures
000916925 260__ $$c2022
000916925 3367_ $$033$$2EndNote$$aConference Paper
000916925 3367_ $$2DataCite$$aOther
000916925 3367_ $$2BibTeX$$aINPROCEEDINGS
000916925 3367_ $$2DRIVER$$aconferenceObject
000916925 3367_ $$2ORCID$$aLECTURE_SPEECH
000916925 3367_ $$0PUB:(DE-HGF)6$$2PUB:(DE-HGF)$$aConference Presentation$$bconf$$mconf$$s1674810811_20490$$xAfter Call
000916925 500__ $$aCorresponding Paper https://ieeexplore.ieee.org/document/9971043
000916925 502__ $$cRWTH Aachen University
000916925 520__ $$aScaling up a quantum processor to tackle real-world problems requires qubit numbers in the millions. Scalable semiconductor-based architectures have been proposed, many of them relying on integrated control instead of room-temperature electronics. However, it has not yet been shown that this can be achieved. For developing a high-density, low-cost wiring solution, it is highly advantageous for the electronics to be placed at the same temperature as the qubit chip. Therefore, tight integration of the qubit chip with ultra low power complemen-tary metal-oxide-semiconductor (CMOS) electronics presents a promising route. We demonstrate DC biasing qubit electrodes using a custom-designed 65nm CMOS capacitive digital-to-analog converter (DAC) operating on the mixing chamber of a dilution refrigerator below 45 mK. Our chip features a complete proof of principle solution including interface, DAC memory and logic, the capacitive DAC, and sample-and-hold structures to provide voltages for multiple qubit gates. The bias- DAC is combined with the qubit using a silicon interposer chip, enabling flexible routing and tight integration. Voltage stability, noise performance, and temperature are benchmarked using the qubit chip. Our results indicate that qubit bias at cryogenic temperatures with a power consumption of 4 n W /ch is feasible with this approach. They validate the potential of very low power qubit biasing using highly integrated circuits whose connectivity requirements do not increase with the number of qubits.
000916925 536__ $$0G:(DE-HGF)POF4-5221$$a5221 - Advanced Solid-State Qubits and Qubit Systems (POF4-522)$$cPOF4-522$$fPOF IV$$x0
000916925 536__ $$0G:(DE-Juel1)BMBF-13N16149$$aBMBF-13N16149 - QSolid (BMBF-13N16149)$$cBMBF-13N16149$$x1
000916925 588__ $$aDataset connected to CrossRef Conference
000916925 7001_ $$0P:(DE-Juel1)180854$$aSchreckenberg, Lea$$b1$$ufzj
000916925 7001_ $$0P:(DE-Juel1)171680$$aVliex, P.$$b2$$ufzj
000916925 7001_ $$0P:(DE-HGF)0$$aRitzmann, J.$$b3
000916925 7001_ $$0P:(DE-HGF)0$$aLudwig, A.$$b4
000916925 7001_ $$0P:(DE-HGF)0$$aWieck, A. D.$$b5
000916925 7001_ $$0P:(DE-Juel1)172019$$aBluhm, H.$$b6$$ufzj
000916925 773__ $$a10.1109/ICECS202256217.2022.9971043
000916925 8564_ $$uhttps://juser.fz-juelich.de/record/916925/files/Slides.pdf$$yOpenAccess
000916925 909CO $$ooai:juser.fz-juelich.de:916925$$pdriver$$pVDB$$popen_access$$popenaire
000916925 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)174088$$aForschungszentrum Jülich$$b0$$kFZJ
000916925 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)180854$$aForschungszentrum Jülich$$b1$$kFZJ
000916925 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)171680$$aForschungszentrum Jülich$$b2$$kFZJ
000916925 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$aExternal Institute$$b3$$kExtern
000916925 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$aExternal Institute$$b4$$kExtern
000916925 9101_ $$0I:(DE-HGF)0$$6P:(DE-HGF)0$$aExternal Institute$$b5$$kExtern
000916925 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)172019$$aForschungszentrum Jülich$$b6$$kFZJ
000916925 9131_ $$0G:(DE-HGF)POF4-522$$1G:(DE-HGF)POF4-520$$2G:(DE-HGF)POF4-500$$3G:(DE-HGF)POF4$$4G:(DE-HGF)POF$$9G:(DE-HGF)POF4-5221$$aDE-HGF$$bKey Technologies$$lNatural, Artificial and Cognitive Information Processing$$vQuantum Computing$$x0
000916925 9141_ $$y2022
000916925 915__ $$0StatID:(DE-HGF)0510$$2StatID$$aOpenAccess
000916925 920__ $$lyes
000916925 9201_ $$0I:(DE-Juel1)PGI-11-20170113$$kPGI-11$$lJARA Institut Quanteninformation$$x0
000916925 9201_ $$0I:(DE-Juel1)ZEA-2-20090406$$kZEA-2$$lZentralinstitut für Elektronik$$x1
000916925 9801_ $$aFullTexts
000916925 980__ $$aconf
000916925 980__ $$aVDB
000916925 980__ $$aUNRESTRICTED
000916925 980__ $$aI:(DE-Juel1)PGI-11-20170113
000916925 980__ $$aI:(DE-Juel1)ZEA-2-20090406
000916925 981__ $$aI:(DE-Juel1)PGI-4-20110106