





# Qubit bias using a CMOS DAC at mK temperatures

*Rene Otten, Lea Schreckenberger, Patrick Vliex, Julian Ritzmann, Arne Ludwig, Andreas D. Wieck & Hendrik Bluhm*

A39.00009





# Introduction








Fully Autonomous DC Bias-DAC Operating at 45mK

# DAC Architecture & Design Considerations


|                   |               |
|-------------------|---------------|
| Process           | 65 nm CMOS    |
| Resolution        | 13 bit        |
| Range             | 0 - 1 V       |
| Power Consumption | < 400 $\mu$ W |




# Cryostat Wiring



# Direct DAC Output Voltage Characterization




*Stray capacitances lead to gain error*



*We can bridge these gaps by overlapping reference voltages*

# DAC Temperature & Power Consumption



## Power Consumption


$P_{\text{all}} \sim 47 \mu\text{W}$  (I<sup>2</sup>C, 10 MHz Clock, DAC)

## From Previous Measurements





$P_{\text{DAC}} \sim 20 \mu\text{W}$



# Sensor Dot Measurement using Cryo-DAC



# DAC Voltage Stability



10 Hz Gate Refresh  
3125 gates per cycle




20  $\mu$ W DAC Power  
6 nW per channel




# Conclusion


CryoDAC  
Operating at 45 mK



First Measurements on  
Qubit Device



Low Operating  
Frequencies Possible



Fully Autonomous DC Bias-DAC Operating at 45mK



# Thank you!

**ZEА-2/FZJ**

*Lea Schreckenbergr*

*Patrick Vliex*

**Ruhr Universität Bochum**

*Julian Ritzmann*

*Arne Ludwig*

*Andreas D. Wieck*

**RWTH Aachen University**

*Matthias Künne*

*Simon Humpohl*

*Hendrik Bluhm*

# We are Hiring!



| Block                                                                      | Power consumption                       |
|----------------------------------------------------------------------------|-----------------------------------------|
| Charge-redistribution DAC & multiplexed output channel (ref. to Fig. 5.14) | 77 nW                                   |
| DAC reference voltages, all 8 summed (ref. to Fig. 5.14)                   | 3 nW                                    |
| DAC digital logic, memory & control (ref. to Fig. 5.14)                    | 21 $\mu$ W                              |
| Bias-DAC total                                                             | 21.1 $\mu$ W (2.63 $\mu$ W per channel) |
| Clock buffer                                                               | 4.3 $\mu$ W                             |
| Total                                                                      | 25.4 $\mu$ W (3.18 $\mu$ W per channel) |