001014748 001__ 1014748
001014748 005__ 20250822121410.0
001014748 0247_ $$2datacite_doi$$a10.34734/FZJ-2023-03437
001014748 037__ $$aFZJ-2023-03437
001014748 041__ $$aEnglish
001014748 1001_ $$0P:(DE-Juel1)172888$$aNassyr, Stepan$$b0$$eCorresponding author$$ufzj
001014748 1112_ $$aRISC-V Summit Europe 2023$$cBarcelona$$d2023-06-05 - 2023-06-09$$wSpain
001014748 245__ $$aProgrammatically Reaching the Roof: Automated BLIS Kernel Generator for SVE and RVV
001014748 260__ $$c2023
001014748 3367_ $$033$$2EndNote$$aConference Paper
001014748 3367_ $$2BibTeX$$aINPROCEEDINGS
001014748 3367_ $$2DRIVER$$aconferenceObject
001014748 3367_ $$2ORCID$$aCONFERENCE_POSTER
001014748 3367_ $$2DataCite$$aOutput Types/Conference Poster
001014748 3367_ $$0PUB:(DE-HGF)24$$2PUB:(DE-HGF)$$aPoster$$bposter$$mposter$$s1701334222_23445$$xOther
001014748 520__ $$aIn this work, we introduce a tool that can generate compute kernels for different ISAs. The focus is on two Vector-Length-Agnostic (VLA) ISAs, ARM SVE and RISC-V RVV, in which the vector size is not fixed at compile time. The generator was applied to generate highly-optimized ARM SVE kernels for the A64FX processor. We use the same approach to generate RISC-V RVV 0.7.1 kernels for the Allwinner D1, a commercially available non-HPC RISC-V processor with support for a draft version of the RVV extension, as well as the FPGA SDV (RVV 0.7.1) of the in-development EUPILOT VEC accelerator and evaluate the performance
001014748 536__ $$0G:(DE-HGF)POF4-5122$$a5122 - Future Computing & Big Data Systems (POF4-512)$$cPOF4-512$$fPOF IV$$x0
001014748 536__ $$0G:(DE-Juel1)PHD-NO-GRANT-20170405$$aPhD no Grant - Doktorand ohne besondere Förderung (PHD-NO-GRANT-20170405)$$cPHD-NO-GRANT-20170405$$x1
001014748 536__ $$0G:(EU-Grant)101034126$$aThe European PILOT - Pilot using Independent Local & Open Technologies (101034126)$$c101034126$$fH2020-JTI-EuroHPC-2020-1$$x2
001014748 536__ $$0G:(DE-Juel-1)ATML-X-DEV$$aATML-X-DEV - ATML Accelerating Devices (ATML-X-DEV)$$cATML-X-DEV$$x3
001014748 7001_ $$0P:(DE-Juel1)176293$$aHaghighi Mood, Kaveh$$b1$$ufzj
001014748 7001_ $$0P:(DE-Juel1)145478$$aHerten, Andreas$$b2$$ufzj
001014748 8564_ $$uhttps://riscv-europe.org/media/proceedings/posters/2023-06-07-Stepan-NASSYR-poster.pdf
001014748 8564_ $$uhttps://juser.fz-juelich.de/record/1014748/files/Extended%20Abstract.pdf$$yOpenAccess
001014748 8564_ $$uhttps://juser.fz-juelich.de/record/1014748/files/Poster.pdf$$yOpenAccess
001014748 909CO $$ooai:juser.fz-juelich.de:1014748$$pec_fundedresources$$pdriver$$pVDB$$popen_access$$popenaire
001014748 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)172888$$aForschungszentrum Jülich$$b0$$kFZJ
001014748 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)176293$$aForschungszentrum Jülich$$b1$$kFZJ
001014748 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)145478$$aForschungszentrum Jülich$$b2$$kFZJ
001014748 9131_ $$0G:(DE-HGF)POF4-512$$1G:(DE-HGF)POF4-510$$2G:(DE-HGF)POF4-500$$3G:(DE-HGF)POF4$$4G:(DE-HGF)POF$$9G:(DE-HGF)POF4-5122$$aDE-HGF$$bKey Technologies$$lEngineering Digital Futures – Supercomputing, Data Management and Information Security for Knowledge and Action$$vSupercomputing & Big Data Infrastructures$$x0
001014748 9141_ $$y2023
001014748 915__ $$0StatID:(DE-HGF)0510$$2StatID$$aOpenAccess
001014748 920__ $$lyes
001014748 9201_ $$0I:(DE-Juel1)JSC-20090406$$kJSC$$lJülich Supercomputing Center$$x0
001014748 980__ $$aposter
001014748 980__ $$aVDB
001014748 980__ $$aUNRESTRICTED
001014748 980__ $$aI:(DE-Juel1)JSC-20090406
001014748 9801_ $$aFullTexts