% IMPORTANT: The following is UTF-8 encoded.  This means that in the presence
% of non-ASCII characters, it will not work with BibTeX 0.99 or older.
% Instead, you should use an up-to-date BibTeX implementation like “bibtex8” or
% “biber”.

@INPROCEEDINGS{Nassyr:1014748,
      author       = {Nassyr, Stepan and Haghighi Mood, Kaveh and Herten,
                      Andreas},
      title        = {{P}rogrammatically {R}eaching the {R}oof: {A}utomated
                      {BLIS} {K}ernel {G}enerator for {SVE} and {RVV}},
      reportid     = {FZJ-2023-03437},
      year         = {2023},
      abstract     = {In this work, we introduce a tool that can generate compute
                      kernels for different ISAs. The focus is on two
                      Vector-Length-Agnostic (VLA) ISAs, ARM SVE and RISC-V RVV,
                      in which the vector size is not fixed at compile time. The
                      generator was applied to generate highly-optimized ARM SVE
                      kernels for the A64FX processor. We use the same approach to
                      generate RISC-V RVV 0.7.1 kernels for the Allwinner D1, a
                      commercially available non-HPC RISC-V processor with support
                      for a draft version of the RVV extension, as well as the
                      FPGA SDV (RVV 0.7.1) of the in-development EUPILOT VEC
                      accelerator and evaluate the performance},
      month         = {Jun},
      date          = {2023-06-05},
      organization  = {RISC-V Summit Europe 2023, Barcelona
                       (Spain), 5 Jun 2023 - 9 Jun 2023},
      subtyp        = {Other},
      cin          = {JSC},
      cid          = {I:(DE-Juel1)JSC-20090406},
      pnm          = {5122 - Future Computing $\&$ Big Data Systems (POF4-512) /
                      PhD no Grant - Doktorand ohne besondere Förderung
                      (PHD-NO-GRANT-20170405) / The European PILOT - Pilot using
                      Independent Local $\&$ Open Technologies (101034126) /
                      ATML-X-DEV - ATML Accelerating Devices (ATML-X-DEV)},
      pid          = {G:(DE-HGF)POF4-5122 / G:(DE-Juel1)PHD-NO-GRANT-20170405 /
                      G:(EU-Grant)101034126 / G:(DE-Juel-1)ATML-X-DEV},
      typ          = {PUB:(DE-HGF)24},
      doi          = {10.34734/FZJ-2023-03437},
      url          = {https://juser.fz-juelich.de/record/1014748},
}